# FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver Rev. 5.0 — 16 July 2025 Product of

**Product data sheet** 



#### **Document information**

| Information | Content  |
|-------------|--|
| Keywords    | Fail-safe system basis chip, SMPS, LDO, CAN FD transceiver, ultra-wide band (UWB), Near Field Communication (NFC), Bluetooth Low Energy (BLE) devices, small applications, low power   |
| Abstract    | The FS2400 is a family of automotive safety system basis chip devices with multiple power supplies designed to support secure car-access application while maintaining flexibility to fit other small applications requiring low power and CAN FD communication. |



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 1 General description

FS2400 is a family of automotive safety system basis chip (SBC) devices with multiple power supplies designed to support secure car access application using ultra-wide band (UWB), near-field communication (NFC) and Bluetooth Low Energy (BLE) devices. The FS2400 can also fit other small applications requiring low power and CAN FD communication.

This family of devices supports a wide range of applications, offering choice of output voltage settings, physical interface, integrated system-level features to address low-power and noise-sensitive applications with automotive safety integrity levels (ASIL) up to ASIL B.

The FS2400 integrates a battery-connected switched-mode regulator (V1) and a battery-connected linear regulator (V3) to supply microcontroller, communication devices and others. V1 offers a high-performance switching regulator capable of operating in Pulse Frequency Modulation (PFM) mode and Force Pulse Width Modulation (FPWM) mode. The mode of operation can be changed using wake pins to optimize noise management.

The FS2400 is developed in compliance with the ISO 26262:2018 standard. It includes enhanced safety features, with fail-safe output, becoming part of a full safety-oriented system, covering ASIL B safety integrity level.

The FS2400 is offered in a 5 mm x 5 mm, 32-Ld HVQFN package with wettable flanks.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

#### 2 Features and benefits

#### **Operating range**

- 40 V DC maximum input voltage
- Low-power off mode with very low sleep current and multiple wake-up sources
- Low-power on mode with HVBUCK (V1) active, HVLDO (V3) selectable by OTP and multiple wake-up sources

#### **Power supplies**

- V1: High-voltage synchronous buck converter with integrated FETs. Configurable output voltage (2.0 V to 5 V) and switching frequency, output DC current capability up to 400 mA and PFM mode for Low-power on mode operation
- V3: High-voltage LDO regulator for microcontroller I/O support with selectable output voltage between 3.3 V or 5 V and up to 150 mA current capability

#### System support

- One CAN FD supporting up to 5 Mbps communication following ISO 11898-2:2016 and SAE J2284 standards
- Four wake-up inputs (40 V capable): WAKEx pins, HVIO1 pin, CAN FD or SPI command
- · Hardware ID detection capability
- One high-voltage I/O with wake-up capability (40 V capable): HVIO1
- · Device control via 32 bits SPI interface, with CRC
- Integrated long duration timer (LDT) for system shutdown and wake-up control, programmable up to 194 days
- 12-channel analog multiplexer (AMUX) for system monitoring (temperature, battery voltage, internal voltages)

#### **Functional safety**

- Developed following ISO 26262:2018 standard to fit for ASIL B applications
- Internal monitoring circuitry with its own reference.
- · Additional input for external voltage monitoring
- · Window or timeout watchdog function to monitor the MCU software failure
- · Analog built-in self-test (ABIST) on demand
- Safety outputs (RSTB, LIMP0)
- Safety input to monitor external IC state (ERRMON)

#### Configuration and enablement

- HVQFN32: HVQFN, 32 pins with exposed pad for optimized thermal management, wettable flanks, 5 mm x 5 mm x 0.85 mm, 0.5 mm pitch
- Permanent device customization via one time programmable (OTP) fuse memory
- OTP emulation mode for system development and evaluation

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 3 Applications

- UWB anchors
- NFC anchors
- BLE anchors
- Combo anchors (UWB + BLE)
- UWB radar
- All small applications requiring low power and CAN FD


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 4 Ordering information

This section describes the part numbers available to be purchased along with their main differences. It also describes how the part number reference is built.

#### 4.1 Part numbers definition

Figure 1 describes how the FS24 part numbers are built.



## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

#### 4.2 Part numbers list

Table 1. Device segmentation

| Generic part number    | Description           | Fit for<br>ASIL | LDT | RSTB | LIMP0  | VMON<br>(1, 3) | VMON_EXT<br>(VMON0) | Watchdog | Cyclic INIT<br>CRC check | RSTB<br>8 sec timer | ABIST | Package |
|------------------------|-----------------------|-----------------|-----|------|--------|----------------|---------------------|----------|--------------------------|---------------------|-------|---------|
| FS2400M <sup>[1]</sup> | QM without<br>LDT     | QM              | No  | Yes  | Option | Yes            | No                  | Option   | No                       | No                  | No    | HVQFN32 |
| FS2401M <sup>[1]</sup> | QM with LDT           | QM              | Yes | Yes  | Option | Yes            | No                  | Option   | No                       | No                  | No    | HVQFN32 |
| FS2400B <sup>[1]</sup> | ASIL B<br>without LDT | В               | No  | Yes  | Option | Yes            | Option              | Yes      | Yes                      | Yes                 | Yes   | HVQFN32 |
| FS2401B <sup>[1]</sup> | ASIL B<br>with LDT    | В               | Yes | Yes  | Option | Yes            | Option              | Yes      | Yes                      | Yes                 | Yes   | HVQFN32 |

<sup>[1]</sup> Exact orderable part numbers are defined in Table 2.

Table 2. Orderable part numbers


| Part number <sup>[1]</sup>    | Description   | Package |
|-------------------------------|---|---------|
| MFS2400AVMA0ES <sup>[2]</sup> | Superset covering FS2400M devices.  |         |
| MFS2401AVMA0ES <sup>[2]</sup> | Superset covering FS24001M devices.   |         |
| MFS2400AVBA0ES <sup>[2]</sup> | Superset covering FS2400B devices.  |         |
| MFS2401AVBA0ES <sup>[2]</sup> | Superset covering FS2401B devices.  | HVQFN32 |
| MFS2400AVMA1ES                | Configuration given as an example for Ranger 5 attach, V1 at 3.3 V and V3 at 5 V. QM, LDT disabled.         | HVQFN32 |
| MFS2401AVBA1ES                | Configuration given as an example for Ranger 5 attach, V1 at 3.3 V and V3 at 5 V. ASIL B, LDT enabled.      |         |
| MFS2401AVMAFES                | Configuration given as an example for S32K1xx + NCF3321 attach, V1 at 5 V and V3 at 3.3 V. QM, LDT enabled. |         |
| MFS2400AVBAAES                | Configuration given as an example for S32K31x, V1 at 5V and V3 at 5V, ASIL B                                |         |

<sup>[1]</sup> To order parts in tape and reel, add the R2 suffix to the full part number reference.

<sup>[2]</sup> A0 parts are non-programmed OTP configurations. Preprogrammed OTP configurations are managed through part number extension. For a custom OTP configuration, please contact a local NXP sales representative.


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 5 Block diagram




## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 5.1 Internal block diagram




Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 5.2 Simplified application diagram




## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 6 Pinning information

## 6.1 Pinning



## 6.2 Pin description

Table 3. Pin description

| Pin | Pin name   | Туре                 | Description  |
|-----|------------|----------------------|--|
| 1   | WAKE3/HID1 | Analog input         | Wake-up input 3 / Hardware ID 1  |
| 2   | V3_IN      | Analog input         | V3 regulator input voltage   |
| 3   | V3         | Analog output        | V3 regulator output voltage  |
| 4   | VCC5CAN    | Analog input         | CAN input supply pin   |
| 5   | CANH       | Analog input/output  | CAN bus. CAN High  |
| 6   | CANL       | Analog input/output  | CAN bus. CAN Low   |
| 7   | GNDCAN     | Ground               | CAN bus ground   |
| 8   | HVIO1      | Digital input/output | High-voltage IO 1, with wake-up capability                               |
| 9   | CANTXD     | Digital input        | Transceiver input from the MCU, which controls the state of the CAN bus. |
| 10  | CANRXD     | Digital output       | Receiver output, which reports the state of the CAN bus to the MCU.      |
| 11  | DEBUG      | Analog input         | Debug mode entry and OTP input supply                                    |
| 12  | VDIG       | Analog output        | Internal digital supply  |
| 13  | GND_IO     | Ground               | IOs ground connection  |

FS2400

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 3. Pin description...continued

| Pin | Pin name   | Туре                 | Description   |  |
|-----|------------|----------------------|---|--|
| 14  | MISO       | Digital output       | SPI bus. Controller Input Device Output <sup>[1]</sup>  |  |
| 15  | MOSI       | Digital input        | SPI bus. Controller Output Device Input <sup>[1]</sup>  |  |
| 16  | SCK        | Digital input/output | SPI bus. Clock input  |  |
| 17  | CSB        | Digital input/output | SPI bus. Chip select (active low)   |  |
| 18  | RSTB       | Digital input/output | Reset input/output. Active low. The main function is to reset the MCU. Reset input voltage is monitored in order to detect external reset and fault condition |  |
| 19  | INTB       | Digital output       | Interrupt output  |  |
| 20  | PGND       | Ground               | Power ground connection (V1 HVBUCK)   |  |
| 21  | V1_SW      | Analog input/output  | Switching node (V1 HVBUCK)  |  |
| 22  | V1_IN      | Analog input         | V1 regulator input voltage  |  |
| 23  | воот       | Analog input/output  | V1 bootstrap capacitor (V1 HVBUCK)  |  |
| 24  | LIMP0/GPO  | Digital output       | LIMP home-mode output 0. Active low (high by default) / general-purpose output  |  |
| 25  | VMON_EXT   | Analog input         | External voltage monitoring input   |  |
| 26  | VBOS       | Analog output        | Best of supply output voltage   |  |
| 27  | V1         | Analog output        | V1 regulator output voltage   |  |
| 28  | VDDIO      | Analog input         | Input voltage for SPI and AMUX  |  |
| 29  | AMUX       | Analog output        | Multiplexed output to be connected to an MCU ADC with selection of the analog parameter though SPI.   |  |
| 30  | NC         | Not connected        | Not connected   |  |
| 31  | VSUP       | Analog input         | Power supply of the device  |  |
| 32  | WAKE2/HID0 | Analog input         | Wake-up input 2 / Hardware ID 0   |  |

<sup>[1]</sup> Changed description to remove non-inclusive language. See v. 5.0 revision history.

## 6.2.1 Connection of unused pins

Table 4. Connection of unused pins

| Pin | Pin name   | Туре                 | Description                                     |
|-----|------------|----------------------|---|
| 1   | WAKE3/HID1 | Analog input         | Open (WAKE3PUPD_OTP = 01)                       |
| 2   | V3_IN      | Analog input         | Grounded  |
| 3   | V3         | Analog output        | Grounded or open                                |
| 4   | VCC5CAN    | Analog input         | Grounded  |
| 5   | CANH       | Analog input/output  | Open  |
| 6   | CANL       | Analog input/output  | Open  |
| 7   | GNDCAN     | Ground               | Connection mandatory                            |
| 8   | HVIO1      | Digital input/output | Open (HVIO1PUPD_OTP = 01)                       |
| 9   | CANTXD     | Digital input        | Open (200 kΩ internal pull up to VDDIO)         |
| 10  | CANRXD     | Digital output       | Open (push-pull structure)                      |
| 11  | DEBUG      | Analog input         | Connection mandatory to GND in application mode |
| 12  | VDIG       | Analog output        | Connection mandatory                            |
| 13  | GND_IO     | Ground               | Connection mandatory                            |
| 14  | MISO       | Digital output       | Open  |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 4. Connection of unused pins...continued

| Pin | Pin name   | Туре                 | Description                             |
|-----|------------|----------------------|---|
| 15  | MOSI       | Digital input        | Open (200 kΩ internal pull up to VDDIO) |
| 16  | SCK        | Digital input/output | Connection mandatory                    |
| 17  | CSB        | Digital input/output | Connection mandatory                    |
| 18  | RSTB       | Digital input/output | Connection mandatory                    |
| 19  | INTB       | Digital output       | Open                                    |
| 20  | PGND       | Ground               | Connection mandatory                    |
| 21  | V1_SW      | Analog input/output  | Connection mandatory                    |
| 22  | V1_IN      | Analog input         | Connection mandatory                    |
| 23  | воот       | Analog input/output  | Connection mandatory                    |
| 24  | LIMP0/GPO  | Digital output       | Open                                    |
| 25  | VMON_EXT   | Analog input         | GND                                     |
| 26  | VBOS       | Analog output        | Connection mandatory                    |
| 27  | V1         | Analog output        | Connection mandatory                    |
| 28  | VDDIO      | Analog input         | Connection mandatory                    |
| 29  | AMUX       | Analog output        | Open                                    |
| 30  | NC         | Not connected        | Open                                    |
| 31  | VSUP       | Analog input         | Connection mandatory                    |
| 32  | WAKE2/HID0 | Analog input         | Open (WAKE2PUPD_OTP = 01)               |
| 33  | EP         | Ground               | Exposed pad (to be connected to ground) |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 7 Functional description

The FS24 device has one main state machine. The main state machine manages the power management, the Low-power modes, and the wake-up sources. It also manages the monitoring of the power management, the monitoring of the MCU and the monitoring of an external IC.

In parallel, an INIT state machine is implemented to manage the INIT state of the device. This state is used for the configuration of the device per SPI.

The safety pins RSTB and LIMP0 are managed independently of on another, in parallel of the main state machine.

#### 7.1 Main state machine description

#### Power-on reset and power-up sequence

The FS24 starts when VBOS >  $V_{BOS\_POR}$  and  $V_{DIG\_OV}$  >  $V_{DIG\_POR}$ . VBOS is the first supply to start. The internal 1.6 V supply of the digital circuitry, VDIG, is generated from VBOS. When VBOS >  $V_{BOS\_UV}$ , the high power (HP) analog circuitry is enabled and the OTP registers content is loaded into mirror registers. When VSUP >  $V_{SUP\_UVH}$ , the power-up sequence starts in Slot 0, with V1 (HVBUCK) at least, and power-up sequencing follows the OTP programming for V3 (HVLDO) and HVIO1 if used as an output.

#### Transition to fail-safe during the power up

During the power-up sequence, if VBOS < V<sub>BOS\_UV</sub>, the device goes to Fail-safe mode and all regulators are disabled. If an overvoltage or an overtemperature is detected, the device goes to Fail-safe mode, depending on the OTP configuration.

#### **Normal mode**

When the power up is finished, the main state machine is in Normal mode. Normal mode is the application running mode and  $V_{SUP\_UVH}$  has no effect even if  $VSUP < V_{SUP\_UVH}$ , except generating an interruption. If  $VBOS < V_{BOS\_UV}$ , the device goes to Fail-safe mode. See Figure 10 for the minimum operating voltage.

#### Transitions to Low-power modes

The device can go to Low-power modes via an SPI command from the MCU or via the mode selection feature of the HVIO1 pin. A GO2LPOFF command starts the power-down sequence to go in LPOFF mode. A GO2LPON command will start the power-down sequence to go in LPON mode. The device goes in Low-power mode after the power-down sequence. During power-down sequence, the device stops all the regulators in the reverse order of the power-up sequence. In case the device goes in LPON, V1 regulator is kept ON but switches from FPWM to PFM mode.

#### Transition to Fail-safe from Normal mode

In case of loss of VBOS (VBOS <  $V_{BOS\_UV}$ ), the device goes directly to Fail-safe mode without power-down sequence.

In case of overvoltage detection, or thermal shutdown detection (TSD) on a regulator, depending on OTP configuration, or when the fault error counter reaches its maximum value, the device stops and goes directly to Fail-safe mode without power-down sequence.

#### Fail-safe state exit


Two behaviors are configurable by OTP to exit the Fail-safe state:

- Automatic restart after TFS\_DUR (autoretry feature, configurable by OTP at 100 ms or 4 s)
- Semi-automatic restart after TFS\_DUR: The device exits Fail-safe state and enters LPOFF state, then waits for a wake-up source to transition to M2 and restarts (FS\_LPOFF\_OTP = 1).

FS2400


#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 7.2 Detailed functional state diagram



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

#### 7.3 INIT state machine



At power-on reset (POR), the device is automatically in INIT state. In this state, the INIT registers (FS\_I\_xxxxx) are available for writing and configuring the device safety features and reactions. The cyclic CRC check that protects these registers is disabled. Also in this mode, the watchdog period can be configured as infinite, which is equivalent to disabling the watchdog, for MCU programming for example. See Section 7.6.

Initialization should be done within 256 ms after RSTB release to avoid watchdog errors. Initialization phase is closed by first correct watchdog refresh. The INIT registers, as well as the infinite watchdog period configuration, are then protected against write access. The cyclic CRC check on the INIT registers is activated, and occurs every 5 ms.

The INIT state can be accessed again from Normal mode by sending a GO2INIT request by SPI.

The device will not enter the INIT state again when waking up from LPON or LPOFF states, or when restarting from Fail-safe state.

**Note:** If the device goes in LPON or LPOFF or Fail-safe mode while in INIT state, the device stays in INIT state, which can lead to misconfiguration of the device. It is recommended to read the INIT\_S status bit in M\_STATUS register before going to LPON or LPOFF mode, and to go only if the device is no longer in INIT state.

## 7.4 Power sequencing

V1 is the first regulator to start automatically in SLOT\_0, then V3 regulator and HVIO1 (if configured) start following the OTP power sequencing configuration. Three slots are available, from SLOT\_0 to SLOT\_2, to program the startup sequence of V3 regulator, as well as HVIO1 release or assertion. A power-up slot (Tslot) lasts at least 500  $\mu$ s. If V1 configured soft-start is longer than 500  $\mu$ s, SLOT\_0 will end once V1 soft-start is done.


The power-up sequence starts at SLOT\_0 toward SLOT\_2. The power-down sequence is executed in reverse order, starting at SLOT\_2 toward SLOT\_0.

FS2400


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

All regulators not assigned in any slot are not started during the power-up sequence. These regulators can be started later when the main state machine is in Normal mode with an SPI command to write in M\_REG\_CTRL register if they were enabled by OTP.

When waking from LPON mode, the TSLOT timer can be skipped from SLOT\_0 to SLOT\_1 and from SLOT\_2 to Normal mode by setting the SLOT\_BYP bit to 1. During the power-down sequence, when the SLOT\_BYP bit is set to 1, the TSLOT timer between SLOT\_2 and SLOT\_1 will be bypassed, as well.



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver




#### 7.5 Debug and OTP modes


OTP emulation and programming performed by the customer is allowed during engineering development using NXP's latest GUI and socketed evaluation board. The customer is not allowed to perform OTP programming for production purposes. Only NXP or a recommended third party are allowed to program the device for production purposes.


The FS24 enters Fail-safe Debug mode when DBG pin voltage  $V_{DBG} > V_{DBG\_MODE}$  before M4 state. It is recommended to connect the DBG pin to the VBOS pin through a diode ( $V_{DBG} = V_{BOS} - Vd \approx 4.3 V$ ). The Debug mode disables the watchdog (period configured as infinite), the RSTB 8 s timer and Fail-safe mode entry via the fault error counter. In Debug mode, CAN transceiver is set to active mode by default. The Debug mode status is reported by the DBG\_MODE bit in M\_SYS1\_CFG. To exit Debug mode, write 1 in the DBG\_EXIT bit in the M\_SYS1\_CFG register.

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



The FS24 enters OTP mode when  $V_{DBG} > V_{OTP\_MODE}$  before M4 state . NXP recommends applying  $V_{OTP\_MODE}$  with an external power supply at the DBG pin before applying  $V_{SUP}$ . In this case, the diode protects VBOS.  $V_{OTP\_MODE}$  shall be equal to 7.95 V for OTP programming process.





Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

#### 7.5.1 Electrical characteristics

#### Table 5. Electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                | Parameter                                       | Min  | Тур  | Max  | Unit |
|-----------------------|---|------|------|------|------|
| Debug mode            |   |      |      |      |      |
| V <sub>DBG_MODE</sub> | Voltage to apply at DBG pin to enter Debug mode | 3.5  | 4.5  | 5.5  | V    |
| T <sub>DBG_MODE</sub> | Debug mode entry filtering time                 | 4    | 5.5  | 7    | us   |
| V <sub>OTP_MODE</sub> | Voltage to apply at DBG pin to program the OTP  | 7.75 | 7.95 | 8.15 | V    |
| T <sub>OTP_MODE</sub> | OTP mode entry filtering time                   | 4    | 5.5  | 7    | us   |
| I <sub>DBG</sub>      | DBG pin input current consumption               | -    | -    | 30   | μΑ   |

#### 7.6 MCU programming

MCU programming can be done at any time. To prevent any watchdog error detection and RSTB pin assertion while programming, the watchdog period should be extended (up to 16384 ms) or set as infinite (window is fully opened). If the watchdog is not disabled, the user must refresh it during the MCU programming.

To disable the watchdog, NXP advises the user to start the device in Debug mode by applying the correct voltage to the DEBUG pin before M4 state.

## 7.7 Best of supply (BOS)

#### 7.7.1 Functional description

The VBOS regulator manages the best of supply from VSUP or V1 to efficiently generate the internal biasing of the device, in all device modes. VBOS is also the supply of V1 High-Side and Low-Side gate drivers.

VBOS undervoltage may not guarantee the full functionality of the device. Consequently, V<sub>BOS\_UV</sub> detection powers down the device by going into fail-safe state.

VBOS is composed of two regulators implemented in parallel: VBOS\_HP used to supply the HP analog internal biasing, and VBOS\_LP used to supply the internal biasing in Low-power modes.

At power up, VBOS\_LP is automatically enabled. VBOS\_HP is enabled when the HP analog circuitry is enabled (State #M2). Both VBOS\_LP and VBOS\_HP are generated from VSUP.


In LPON mode, VBOS can be connected to V1 (VBOS2V1 switch closed) to optimize the efficiency. This way, the current consumption beneficiate from the VBAT to V1 ratio and is reduced. This function is enabled or disabled by OTP using VBOS2V1\_SW\_LP\_EN\_OTP bit.

When waking up from LPON mode, VBOS transition to VBOS\_LP than immediately to VBOS\_HP.

In LPOFF mode, only VBOS\_LP is enabled.

The behavior of the VBOS regulator is summarized in Figure 15.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



## 7.7.2 Best of supply (BOS) electrical characteristics

Table 6. Best of supply electrical characteristics  $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP =  $V_{SUP\_UVH}$  to 40 V, unless otherwise specified. All voltages referenced to ground."

| Symbol                   | Parameter   | Min  | Тур  | Max | Unit |
|--------------------------|---|------|------|-----|------|
| Static electrical chara  | cteristics  |      |      |     |      |
|                          | Best of supply high-power output voltage  | -    | 5    | -   | V    |
| $V_{BOS}$                | Best of supply low-power output voltage<br>(when not connected to V1 HVBUCK<br>regulator) | -    | 4.7  | -   | V    |
| V <sub>BOS_UV</sub>      | V <sub>BOS</sub> undervoltage threshold in Normal mode                                    | 3.2  | 3.3  | 3.4 | V    |
| V <sub>BOS_POR_UVL</sub> | V <sub>BOS</sub> power-on reset threshold on falling edge                                 | 2.5  | 2.65 | 2.8 | V    |
| V <sub>BOS_POR_UVH</sub> | V <sub>BOS</sub> power-on reset threshold on rising edge                                  | 2.9  | 3.05 | 3.2 | V    |
| V <sub>BOS_HP_DROP</sub> | Maximum $V_{BOS\_HP}$ dropout voltage (VSUP = 4 V, I <sub>BOS</sub> = 5 mA, VBOS = 3.4 V) | -    | -    | 600 | mV   |
| V <sub>BOS_SW_V1</sub>   | V <sub>BOS</sub> to V1 switch dropout voltage<br>(V1 = 3.3 V, I <sub>BOS</sub> = 5 mA)    | -    | -    | 200 | mV   |
| ynamic electrical ch     | aracteristics   |      |      |     |      |
| T <sub>BOS_UV</sub>      | V <sub>BOS_UV</sub> filtering time  | 0.13 | 1    | 3.1 | μs   |
| T <sub>BOS_POR</sub>     | V <sub>BOS_POR</sub> filtering time   | 0.13 | 1    | 3.1 | μs   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 6. Best of supply electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP =  $V_{SUP\_UVH}$  to 40 V, unless otherwise specified. All voltages referenced to ground."

| Symbol                 | Parameter   | Min | Тур | Max | Unit |
|------------------------|---|-----|-----|-----|------|
| T <sub>BOS_START</sub> | $V_{BOS}$ low power starting time (VSUP = 5.2V, $C_{OUT\_BOS}$ = 1 $\mu$ F, VBOS = 2.6 V) | -   | -   | 500 | μs   |
| External components    |   |     |     |     |      |
| C <sub>OUT_BOS</sub>   | Effective output capacitor  | -   | 1   | -   | μF   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 8 Limiting values

#### Minimum and maximum ratings

#### Table 7. Limiting values

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 1.8 V to 5 V, unless otherwise specified. All voltages referenced to ground, unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Symbol  | Description (Rating)  | Min      | Max            | Unit |
|---|---|----------|----------------|------|
| /oltage ratings                                     |   | <u> </u> |                |      |
| WAKE2/HID0, WAKE3/HID1, LIMP0, HVIO1                | Global pins   | -0.3     | 40             | V    |
| V1_IN, VSUP, V3_IN                                  | Global supply input pins  | -1       | 40             | V    |
| CANH, CANL  | Global communication pins   | -33      | 40             | V    |
| воот  | High-voltage pin/local pin  | -0.3     | 45             | V    |
| V1_SW, VMON_EXT                                     | High-voltage pins/local pins  | -0.3     | 40             | V    |
| DEBUG   | Debug pin to enter in Debug mode; should be grounded in the application | -0.3     | 10             | V    |
| V1,V3, VCC5CAN                                      | Local pins  | -0.3     | 5.6            | V    |
| VDDIO, VBOS, AMUX                                   | Local pins  | -0.3     | 5.5            | V    |
| CANRXD, CANTXD, MISO,<br>MOSI, SCK, CSB, RSTB, INTB | Local pins  | -0.3     | VDDIO<br>+ 0.3 | V    |
| VDIG  | Local pin   | -0.3     | 2              | V    |
| GND_IO, PGND, GNDCAN                                | Ground pins   | -0.3     | 0.3            | V    |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 9 Static characteristics

#### Table 8. Static characteristics

| Symbol                           | Description (Rating)   | Min      | Max | Unit |
|----------------------------------|--|----------|-----|------|
| ESD ratings                      |  |          |     |      |
| Human body mo                    | del: AEC-Q100 Rev H.   |          |     |      |
| V <sub>ESD_HBM</sub>             | All pins   | -2       | 2   | kV   |
| V <sub>ESD</sub> _<br>GLOBAL_HBM | Global pins (VSUP, Vx_IN, LIMP0, WAKEx, HVIO1)   | -4       | 4   | kV   |
| V <sub>ESD_CAN_HBM</sub>         | CAN bus interface pins (CANH, CANL)  | -8       | 8   | kV   |
| Charged device                   | model  |          |     |      |
| V <sub>ESD_CDM</sub>             | All pins, per AEC-Q100 rev H   | -500     | 500 | V    |
| V <sub>ESD_CDM_c</sub>           | Pins 1, 8, 9, 16, 17, 24, 25, 32   | -750     | 750 | V    |
| Gun discharged                   | contact test   | <u>'</u> | 1   | '    |
| V <sub>ESD_GUN1</sub>            | $330~\Omega/150~pF$ unpowered according to IEC 61000-4-2 Global pins and bus interface pins                  | -8       | 8   | kV   |
| V <sub>ESD_GUN2</sub>            | $2~k\Omega/150~pF$ unpowered according to ISO 10605:2008 Global pins and bus interface pins                  | -8       | 8   | kV   |
| V <sub>ESD_GUN3</sub>            | $2~k\Omega/330~pF$ powered, GND connected, according to ISO 10605:2008 Global pins and bus interface pins    | -8       | 8   | kV   |
| V <sub>ESD_GUN4</sub>            | 330 $\Omega/150$ pF unpowered, GND connected, according to ISO 10605:2008 Global pins and bus interface pins | -8       | 8   | kV   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## Thermal characteristics

Table 9. Thermal ratings

| Symbol                 | Description (Rating)                                   | Min | Max  | Unit |
|------------------------|--|-----|------|------|
| Thermal ratings        |  |     |      |      |
| T <sub>A</sub>         | Ambient temperature                                    | -40 | 115  | °C   |
| T <sub>J</sub>         | Junction temperature                                   | -40 | 150  | °C   |
| T <sub>STG</sub>       | Storage temperature                                    | -55 | 150  | °C   |
| Thermal resistance (   | per JEDEC JESD51-9)                                    |     |      |      |
| $R_{\theta JA}$        | Thermal resistance junction to ambient <sup>[1]</sup>  | -   | 28.6 | °C/W |
| R <sub>0JCBOTTOM</sub> | Thermal resistance junction to case bottom [2][3]      |     | 3.1  | °C/W |
| $\Psi_{JT}$            | Thermal characterization parameter junction to top [4] | -   | 0.3  | °C/W |

Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment.


Thermal resistance between the die and the printed-circuit board. Board temperature is measured on the top surface of the board near the package.

For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.

Thermal test board meets JEDEC specification for this package (JESD51-7).

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 11 Application information



Optional components depend on the application EMC and battery voltage ISO 7637-2 pulses requirements.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 12 EMC compliancy

The FS24 EMC performance is verified against BISS generic IC EMC Test Specification version 2.0 from 07.2012 and FMC1278 Rev3 Electromagnetic Compatibility Specification for Electrical/Electronic Components and Subsystems from 2018.

In addition, EMC performance is verified against SAE J2962-2 (2019) and IEC 62228-3 (2019) for CAN performances.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 13 Operating range and current consumption

## 13.1 Supply voltage

Electrical characteristics

Table 10. Supply voltage


TA = -40 °C to 115 °C, unless otherwise specified. VSUP from 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                | Parameter   | Min                  | Тур  | Max  | Unit |
|-----------------------|---|----------------------|------|------|------|
| Device power s        | supply  |                      |      |      |      |
| V <sub>SUP</sub>      | Device input supply voltage   | V <sub>SUP_UVH</sub> | -    | 40   | V    |
| V <sub>SUP_OV</sub>   | VSUP overvoltage threshold  | 20                   | -    | 22   | V    |
| V <sub>SUP_UVHL</sub> | VSUP undervoltage rising threshold, low configuration VSUP_UVTH_OTP = 0. Can be used when V1 ≤ 3.3 V  | 4.5                  | 4.7  | 4.9  | V    |
| V <sub>SUP_UVHH</sub> | VSUP undervoltage rising threshold, high configuration VSUP_UVTH_OTP = 1. Must be used when V1 = 5 V. | 5.5                  | 5.7  | 5.9  | V    |
| V <sub>SUP_UVLL</sub> | VSUP undervoltage falling threshold (VSUP_4P7_I flag)   | 4.5                  | 4.7  | 4.9  | V    |
| V <sub>SUP_UVLH</sub> | VSUP undervoltage falling threshold (VSUP_5P7_I flag)   | 5.5                  | 5.7  | 5.9  | V    |
| T <sub>SUP_OV</sub>   | V <sub>SUP_OV</sub> filtering time  | 6                    | 10   | 15   | us   |
| T <sub>SUP_UV</sub>   | V <sub>SUP_UVL</sub> filtering time   | 6                    | 10   | 15   | us   |
| Internal digital      | supply  |                      |      |      |      |
| $V_{DIG}$             | Device digital supply voltage   | 1.55                 | 1.6  | 1.65 | V    |
| V <sub>DIG_OV</sub>   | VDIG overvoltage threshold  | 1.85                 | 2    | 2.15 | V    |
| T <sub>DIG_OV</sub>   | V <sub>DIG_OV</sub> filtering time  | 0.13                 | 1    | 3.1  | us   |
| V <sub>DIG_POR</sub>  | VDIG power-on reset threshold on falling edge   | 1.35                 | 1.41 | 1.47 | V    |
| T <sub>DIG_POR</sub>  | V <sub>DIG_POR</sub> filtering time   | 0.13                 | 1    | 3.1  | us   |
| Interface suppl       | y pins  |                      |      |      |      |
| V <sub>DDIO</sub>     | VDDIO supply voltage range  | 1.8                  | -    | 5.5  | V    |

The  $V_{SUP\_OV}$  comparator triggers a flag in the SPI mapping for MCU diagnostic to indicate a load dump happened but has no direct action to the safety pins (RSTB, LIMP0).

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 13.2 Operating range



- VSUP > 28 V: potential thermal limitation (risk of TSD detection)
- VSUP > 18 V: extended high-voltage transient operation (Load dump)
- VSUP < 5.5 V: linear regulator needs a minimum of 5.5 V input when configured to deliver 5 V output. AMUX,</li>
   CAN and IO specified for VSUP > 5.5 V
- VSUP < VBOS UV in LPOFF mode: wake-up capability of the device is not guaranteed anymore, risk of POR
- VSUP < V1UV\_LP in LPON mode: undervoltage detected on V1 in LPON mode leads the device to Fail-safe mode, with all regulators OFF
- VSUP < VBOS\_UV in NORMAL mode: the device goes to Fail-safe mode, with all regulators OFF

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 13.3 Current consumption

#### Electrical characteristics

Table 11. Current consumption

TA = -40 °C to 115 °C, unless otherwise specified. VSUP from  $V_{SUP\_UVH}$  to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                    | Parameter  | Min | Тур | Max | Unit |  |  |  |  |
|---------------------------|--|-----|-----|-----|------|--|--|--|--|
| Quiescent curre           | uiescent current   |     |     |     |      |  |  |  |  |
| I <sub>NORMAL</sub>       | Current in Normal mode  • V1 in Force PWM mode  • V3 enabled  • CAN in Wake-up mode  • V1 output current = 0 mA  • V3 output current = 0 mA  • Wake pins ignored   | -   | 5   | 10  | mA   |  |  |  |  |
|                           | Current in Low-power on (LPON) mode  Typical value at Tj=25 °C. Maximum value at Tj = 85 °C  • VSUP = 12 V  • V1 output voltage set ≥ 3.3 V <sup>[1]</sup> • V1 in Pulse Frequency Modulation (PFM) mode  • HVIO1 wake-up only | -   | 40  | 50  | μА   |  |  |  |  |
| I <sub>Q_</sub> LPON      | Current in Low-power on (LPON) mode Typical value at Tj = 25 °C. Maximum value at Tj = 85 °C  • VSUP = 12 V  • V1 output voltage set < 3.3 V  • V1 in Pulse Frequency Modulation (PFM) mode  • HVIO1 wake-up only              | -   | 65  | 80  | μА   |  |  |  |  |
| I <sub>Q_LPOFF</sub> _CWK | Current in Low-power off (LPOFF) mode Typical value at Tj = 25 °C. Maximum value at Tj = 85 °C  • VSUP = 12 V  • V1 off  • V3 off  • HVIO1 wake-up only  | -   | 35  | 55  | μΑ   |  |  |  |  |

<sup>[1]</sup> In LPON mode, when V1 is equal or superior to 3.3 V, the quiescent current can be reduced by supplying VBOS from V1 (closing VBOS2V1 switch, if configured by OTP). This way, the current consumption beneficiates from the ratio between VBAT and V1 output.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 14 Power management

Table 12. FS24 regulators list

| Regulator | Туре                | Input supply                 | Output range   | Max DC current |
|-----------|---------------------|------------------------------|----------------|----------------|
| V1        | HV buck regulator   | V1_IN<br>(V1+ 1 V to 40 V)   | 1.9 V to 5.5 V | 400 mA         |
| V3        | HV Linear regulator | V3_IN<br>(V3+500 mV to 40 V) | 3.3 V or 5 V   | 150 mA         |

The FS24 includes two regulators, all supplied in parallel from the battery line.

The FS24 starts when VSUP > V<sub>SUP\_UVH</sub>, with VBOS first, followed by V1 (HVBUCK), and the power-up sequencing from the OTP programming for the remaining regulator V3 (HVLDO).

#### 14.1 V1 HVBUCK: High-voltage buck regulator

#### 14.1.1 Functional description

HVBUCK block is a high-voltage, integrated synchronous buck. It can be used to supply the ECU MCU and other local loads inside the ECU.

#### **General operation**

HVBUCK operates in force PWM or PFM modes and uses internal N-type FETs. The output voltage (1.9 V to 5 V) and the switching frequency (450 kHz or 2.25 MHz) are configurable by OTP. Compensation is ensured by internal circuitry.

The current in the inductor is sensed via the internal FETs, through the High-Side switch when it's turned on and through the Low-Side switch when it's turned on. This information is used to compute an average that is reflecting the output DC current.

#### Mode-specific operation

HVBUCK operates in PWM when the FS24 is in Normal mode and in PFM when the FS24 is in Low-power on mode (LPON). HVBUCK output voltage can be different in Normal mode and in LPON mode. The voltage rampup/down between the normal and the LPON voltages is done in PWM mode.

#### **Current limitation**

HVBUCK has current limitation protection features. In PWM mode, HVBUCK has both peak and average current limitations, configurable by OTP. In PFM mode, HVBUCK has a peak current limitation, also configurable by OTP. An overcurrent detection is also implemented on the Low-Side MOSFET, to detect high-negative current in case of output short to the battery.

When HVBUCK current reaches one of its current limitations, V1OC\_I flag is set. The regulator stays enabled but it induces a duty-cycle reduction and therefore an output voltage drop, which could lead to an undervoltage detection (V1UV\_I flag generated).

#### Input voltage range

When  $I_{BUCK}$  current load is higher than 400 mA, V1\_IN shall be above ( $V_{BUCK}$  + ((Max(RLS\_BUCK) + Max(RDCR\_LBUCK))) x  $I_{BUCK}$ ))/0.905 to guarantee HVBUCK output-voltage regulation (4.06 V at  $I_{BUCK}$  = 400 mA with RDCR\_LBUCK = 200 m $\Omega$  and  $V_{BUCK}$  = 3.3 V).

#### Thermal shutdown

When a thermal shutdown is detected, the regulator is disabled and V1TSD\_I flag is generated. The device can also transition to the Fail-safe state if configured by OTP.

FS2400

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

#### Dynamic output voltage scaling

The HVBUCK output voltage can be modified while running by using the dynamic voltage scaling (DVS) function to adapt to the supplied device needs. This is done by setting the bits of the M\_REG2\_CTRL SPI register.

#### 14.1.2 HVBUCK clock management

#### 14.1.2.1 Description


The HVBUCK oscillator 20 MHz frequency can be modulated with a triangular or pseudo-random carrier frequency of 19 kHz, with a ±10 % deviation range around the oscillator frequency. The spread-spectrum feature can be selected by SPI. The MOD\_EN bit enables the spread-spectrum feature and the MOD\_CONF bit selects the triangular or pseudo-random modulation. These two bits are in the M\_SYS\_CFG SPI register. By default, the spread-spectrum feature is configured following the OTP configuration.

The main purpose of the spread-spectrum feature is to improve EMC performance by spreading out the energy of the HVBUCK switching frequency.

#### 14.1.2.2 Spread spectrum


#### Triangular spread spectrum

The triangular spread spectrum is activated in the M\_SYS\_CFG SPI register by setting the MOD\_EN bit high and the MOD\_CONF bit low. In this configuration, the internal oscillator is modulated with a triangular carrier frequency of 19 kHz with a ±10 % deviation range of the nominal oscillator frequency.



#### Pseudo-random spread spectrum

The pseudo-random triangular spread spectrum is activated in the M\_SYS\_CFG SPI register by setting the MOD\_EN bit high and the MOD\_CONF bit high. In this configuration, the internal oscillator is modulated with a triangular carrier frequency of 19 kHz with ±10 % deviation range of the nominal oscillator frequency, but two random commutations on the carrier slope are added in each half period to increase the spectrum content.




FS2400

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 14.1.3 Application schematic



#### 14.1.4 Electrical characteristics

#### Table 13. Electrical characteristics

 $T_A = -40~^{\circ}\mathrm{C}$  to 115  $^{\circ}\mathrm{C}$ , unless otherwise specified.  $V_{BUCK\_IN(min)} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                        | Description  | Min  | Тур | Max | Unit |  |  |  |  |
|-------------------------------|--|--|-----|-----|------|--|--|--|--|
| ic electrical characteristics |  |  |     |     |      |  |  |  |  |
| V <sub>BUCK_IN_STUP</sub>     | Input voltage range during startup   | 4.6  | -   | 36  | V    |  |  |  |  |
| V <sub>BUCK_IN</sub>          | Input voltage range (after startup) With VBOS = 5 V  | (Vout+(Max(RLS_<br>BUCK)+Max(RDCR_<br>LBUCK))*IBUCK<br>)/0.905 | -   | 36  | V    |  |  |  |  |
| V <sub>BUCK</sub>             | Output voltage in :  Normal mode using VV1_BUCK_OTP and VV1_BUCK_RANGE_OTP OTP registers)  Low-power on mode using VV1_LP_BUCK_OTP and VV1_BUCK_RANGE_OTP OTP registers) | 1.9  | -   | 5   | V    |  |  |  |  |
| V <sub>BUCK_ACCPWM</sub>      | Output voltage accuracy in PWM mode  | -2   | -   | 2   | %    |  |  |  |  |
| V <sub>BUCK_ACCPFM</sub>      | Output voltage accuracy in PFM mode  | -4   | -   | 4   | %    |  |  |  |  |
| I <sub>BUCK_PWM</sub>         | Output current capability in PWM mode  | -  | -   | 400 | mA   |  |  |  |  |
| I <sub>BUCK_PFM</sub>         | Output current capability in PFM mode (LPON mode only)   | -  | -   | 100 | m/   |  |  |  |  |
| R <sub>HS_BUCK</sub>          | High-Side MOSFET RDSON (VBOS = 5 V, including bonding) Typical value at Tj = 25 °C. Maximum value at Tj = 150 °C   | -  | 350 | 735 | mΩ   |  |  |  |  |
| R <sub>LS_BUCK</sub>          | Low-Side MOSFET RDSON (VBOS = 5 V, including bonding) Typical value at Tj = 25 °C. Maximum value at Tj = 150 °C  |  | 350 | 735 | mΩ   |  |  |  |  |
| R <sub>BUCK_DIS</sub>         | Feedback discharge resistor (when HVBUCK is disabled – LPOFF)  | -  | 15  | 30  | Ω    |  |  |  |  |
| TWARN <sub>V1</sub>           | Temperature pre-warning  | 133  | 145 | 156 | °C   |  |  |  |  |
| TSD <sub>V1</sub>             | Thermal shutdown threshold   | 175  | 185 | 200 | °C   |  |  |  |  |
| TSD <sub>V1_HYST</sub>        | Thermal shutdown threshold hysteresis  | 5  | 9   | 12  | °C   |  |  |  |  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 13. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified.  $V_{BUCK\_IN(min)} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                         | Description   | Min   | Тур   | Max        | Unit   |
|--------------------------------|---|-------|-------|------------|--------|
|                                | Average overcurrent threshold in PWM mode   |       |       |            |        |
|                                | BUCK AVG OC PWM OTP[2:0] = 000  | 130   | 200   | 290        |        |
|                                | BUCK_AVG_OC_PWM_OTP[2:0] = 001  | 210   | 300   | 400        |        |
| I <sub>OC AVG PWM</sub>        | BUCK AVG OC PWM OTP[2:0] = 010  | 300   | 400   | 505        | mA     |
| OC_AVG_PWW                     | BUCK_AVG_OC_PWM_OTP[2:0] = 011  | 390   | 500   | 630        |        |
|                                | BUCK_AVG_OC_PWM_OTP[2:0] = 100  | 468   | 600   | 735        |        |
|                                |   | 546   | 700   | 755<br>854 |        |
|                                | BUCK_AVG_OC_PWM_OTP[2:0] = 101  | 540   | 700   | 004        |        |
|                                | Peak overcurrent threshold in PWM mode for F <sub>SW_BUCK</sub> = 450 kHz         |       |       |            |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 010   | 300   | 400   | 500        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 011   | 375   | 500   | 635        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 100   | 468   | 600   | 732        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 101   | 546   | 700   | 854        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 110   | 624   | 800   | 976        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 111   | 702   | 900   | 1150       |        |
| I <sub>OC_PK_PWM</sub>         | Peak overcurrent threshold in PWM mode for F <sub>SW BUCK</sub> = 2.2 MHz         | 702   |       | 1100       | mA     |
|                                | =   | 202   | 450   | 620        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 010   | 292   | 450   | 639        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 011   | 357   | 550   | 781        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 100   | 422   | 650   | 910        |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 101   | 540   | 750   | 1050       |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 110   | 630   | 850   | 1190       |        |
|                                | BUCK_PK_OC_PWM_OTP[2:0] = 111   | 712   | 950   | 1235       |        |
|                                | Peak overcurrent threshold in PFM mode  |       |       |            |        |
| I <sub>OC_PK_PFM</sub>         | BUCK_PK_OC_PFM_OTP[2:0] = 101   | 546   | 700   | 854        |        |
|                                |   |       | 1 1   | 976        | mA     |
|                                | BUCK_PK_OC_PFM_OTP[2:0] = 110   | 624   | 800   |            |        |
|                                | BUCK_PK_OC_PFM_OTP[2:0] = 111   | 702   | 900   | 1150       |        |
| I <sub>OC_LS</sub>             | Low-Side FET overcurrent threshold  | 0.3   | 0.8   | 1.18       | Α      |
| namic electrical chara         | acteristics   |       |       |            |        |
| DCmax_drop                     | Maximum duty cycle in Dropout mode  | -     | 90.5  | -          | %      |
| t <sub>V1OV_DGLT_STUP</sub>    | Overvoltage deglitch time at startup  | 1     | 2     | 3          | μs     |
|                                | Overcurrent deglitch time   |       |       |            |        |
|                                | BUCK_OC_DGLT_OTP[1:0] = 00  | 212.5 | 250   | 287.5      |        |
| <b>+</b>                       | BUCK OC DGLT OTP[1:0] = 01  | 425   | 500   | 575        | 116    |
| t <sub>V1OC_DGLT</sub>         |   |       | 1 1   |            | μs     |
|                                | BUCK_OC_DGLT_OTP[1:0] = 10  | 850   | 1000  | 1150       |        |
|                                | BUCK_OC_DGLT_OTP[1:0] = 11  | 1700  | 2000  | 2300       |        |
|                                | Soft-start from 10 % to 90 %  |       |       |            |        |
|                                | BUCK_SS_OTP[1:0] = 00   | 200   | 269   | 410        |        |
| t <sub>BUCK</sub> ss           | BUCK_SS_OTP[1:0] = 01   | 431   | 538   | 645        | μs     |
|                                | BUCK SS OTP[1:0] = 10   | 873   | 1077  | 1281       |        |
|                                | BUCK_SS_OTP[1:0] = 11   | 1753  | 2150  | 2547       |        |
|                                | DVS slope from 10 % to 90 % of the difference between initial and                 |       |       |            |        |
|                                | final voltage, at VV1 BUCK RANGE OTP = 1 (values are multiplied                   |       |       |            |        |
|                                | by 2 for VV1_BUCK_RANGE_OTP = 0)  | 9     | 11.25 | 13.5       |        |
|                                | BUCK_LP_DVS_OTP[1:0] = 00   |       | 1 1   |            | pa\ // |
| t <sub>BUCK_DVS</sub>          |   | 4.5   | 5.6   | 6.8        | mV/μs  |
|                                | BUCK_LP_DVS_OTP[1:0] = 01   | 2.2   | 2.8   | 3.4        |        |
|                                | BUCK_LP_DVS_OTP[1:0] = 10   | 1.1   | 1.4   | 1.7        |        |
|                                | BUCK_ LP_DVS _OTP[1:0] = 11   |       |       |            |        |
|                                | Transient line in PWM mode  |       |       |            |        |
|                                | VSUP = 6 V - 18 V - 6 V and 14 V - 35 V - 14 V                                    |       |       |            |        |
|                                | I <sub>BUCK</sub> = 1 mA and 400 mA   |       |       |            |        |
|                                | dv/dt= 100 mV/μs  | ^     |       | ^          | 64     |
| V <sub>BUCK_LINE_REG_PWM</sub> | F <sub>SW BUCK</sub> = 450 kHz:   | -3    | -     | 3          | %      |
|                                | L <sub>V1</sub> <sub>BUCK</sub> = 22 μH, C <sub>OUT</sub> <sub>BUCK</sub> = 40 μF |       |       |            |        |
|                                | F <sub>SW BUCK</sub> = 2.2 MHz :  |       |       |            |        |
|                                | C <sub>SW_BUCK</sub> = 2.2 MH2  |       |       |            |        |
|                                |   |       |       |            |        |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 13. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified.  $V_{BUCK\_IN(min)} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                             | Description   | Min  | Тур                                   | Max                                     | Uni        |
|------------------------------------|---|--|---------------------------------------|---|------------|
| V <sub>BUCK_LINE_REG_</sub> do     | Transient line after dropout exit VSUP = VBUCK - 0.4 V to 14 V $I_{BUCK}$ = 1 mA and 400 mA $I_{BUCK}$ = 10 mV/ $I_{I_{BUCK}}$ = 450 kHz : $I_{V_{I_{BUCK}}}$ = 22 $I_{I_{BUCK}}$ = 22 $I_{I_{BUCK}}$ = 40 $I_{I_{BUCK}}$ = 10 $I_$ | -3   | -                                     | 3                                       | %          |
| V <sub>BUCK_LOTR_PWM</sub>         | $L_{V1\_BUCK}$ = 4.7 μH, $C_{OUT\_BUCK}$ = 10 μF  Transient load response in PWM mode  1mA to 200 mA step di/dt = 300 mA/μs $F_{SW\_BUCK}$ = 450 kHz : $L_{V1\_BUCK}$ = 22 μH, $C_{OUT\_BUCK}$ = 40 μF $F_{SW\_BUCK}$ = 2.2 MHz : $L_{V1\_BUCK}$ = 4.7 μH, $C_{OUT\_BUCK}$ = 10 μF  | -3   | -                                     | 3                                       | %          |
| V <sub>BUCK_LOTR_PFM</sub>         | Transient load response in PFM mode 0.1mA to 100 mA step di/dt = 100 mA/µs, $F_{SW\_BUCK} = 450 \text{ kHz}:$ $L_{V1\_BUCK} = 22 \text{ µH, C}_{OUT\_BUCK} = 40 \text{ µF}$ $F_{SW\_BUCK} = 2.2 \text{ MHz}:$ $L_{V1\_BUCK} = 4.7 \text{ µH, C}_{OUT\_BUCK} = 10 \text{ µF}$  | -3   | -                                     | 3                                       | %          |
| F <sub>SW_BUCK</sub>               | Operating frequency in PWM mode BUCK_CLK_OTP = 0 BUCK_CLK_OTP = 1   | 405<br>2.025                                   | 450<br>2.25                           | 495<br>2.475                            | kHz<br>MHz |
| <sup>t</sup> вискнs_str            | High-Side FET rising slew rate BUCK_SRHSON_OTP[2:0] = 000 (for 450 kHz only) BUCK_SRHSON_OTP[2:0] = 001 (for 450 kHz only) BUCK_SRHSON_OTP[2:0] = 010 (for 450 kHz only) BUCK_SRHSON_OTP[2:0] = 011 BUCK_SRHSON_OTP[2:0] = 100 BUCK_SRHSON_OTP[2:0] = 101 BUCK_SRHSON_OTP[2:0] = 101 BUCK_SRHSON_OTP[2:0] = 110 BUCK_SRHSON_OTP[2:0] = 111  | 10<br>10<br>7<br>4.1<br>3<br>2.5<br>1.5<br>0.5 | 20<br>20<br>15<br>10<br>6.3<br>5<br>3 | 32<br>32<br>23.7<br>15<br>12<br>10<br>6 | ns         |
| <sup>t</sup> BUCKHS_SLF            | High-Side FET falling slew rate BUCK_SRHSOFF_OTP[1:0] = 00 (for 450 kHz only) BUCK_SRHSOFF_OTP[1:0] = 01 (for 450 kHz only) BUCK_SRHSOFF_OTP[1:0] = 10 BUCK_SRHSOFF_OTP[1:0] = 11   | 13<br>10<br>6.4<br>2.5                         | 20<br>15<br>10<br>5                   | 29<br>21.5<br>14<br>9                   | ns         |
| <sup>t</sup> BUCKHS_ON_2M2_3V3     | High-Side FET ON time in PFM mode, VBUCK = 3.3 V, VBUCK_IN = 12 V, FSW_BUCK = 2.25 MHz BUCK_PFM_TON_OTP[1:0] = 00 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 11  | 129<br>165<br>204<br>243                       | 162<br>209<br>257<br>305              | 196<br>253<br>310<br>367                | ns         |
| t <mark>buckhs_on_450k_3</mark> v3 | High-Side FET ON time in PFM mode, VBUCK = 3.3 V, VBUCK_IN = 12 V, FSW_BUCK = 450 kHz BUCK_PFM_TON_OTP[1:0] = 00 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 11   | 687<br>858<br>1026<br>1195                     | 820<br>1023<br>1221<br>1422.5         | 953<br>1188<br>1426<br>1650             | ns         |
| tBUCKHS_ON_2M2_5V                  | High-Side FET ON time in PFM mode, VBUCK = 5 V, VBUCK_IN = 12 V, FSW_BUCK = 2.25 MHz BUCK_PFM_TON_OTP[1:0] = 00 BUCK_PFM_TON_OTP[1:0] = 01 BUCK_PFM_TON_OTP[1:0] = 10 BUCK_PFM_TON_OTP[1:0] = 11  | 160<br>205<br>254<br>303                       | 205<br>263<br>324<br>386              | 250<br>322<br>395<br>469                | na         |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 13. Electrical characteristics...continued

 $T_A = -40 \, ^{\circ}\text{C}$  to 115  $^{\circ}\text{C}$ , unless otherwise specified.  $V_{BUCK\_IN(min)} < V1\_IN$  pin voltage < 36 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                         | Description   | Min   | Тур   | Max   | Unit |
|--------------------------------|---|---|---|---|------|
| tbuckhs_on_450k_5V             | High-Side FET ON time in PFM mode, VBUCK = 5 V, VBUCK_IN = 12 V, FSW_BUCK = 450 kHz  BUCK_PFM_TON_OTP[1:0] = 00  BUCK_PFM_TON_OTP[1:0] = 01  BUCK_PFM_TON_OTP[1:0] = 10   | 842<br>1050<br>1255<br>1465                           | 1021<br>1272.5<br>1632.5<br>1772.5                      | 1200<br>1495<br>2010<br>2080                            | ns   |
| <sup>†</sup> BUCKHS_OFF        | BUCK_PFM_TON_OTP[1:0] = 11  High-Side FET OFF time in PFM mode  F <sub>SW_BUCK</sub> = 2.25 MHz  BUCK_PFM_TOFF_OTP[1:0] = 00  BUCK_PFM_TOFF_OTP[1:0] = 01  BUCK_PFM_TOFF_OTP[1:0] = 10  BUCK_PFM_TOFF_OTP[1:0] = 11  F <sub>SW_BUCK</sub> = 450 kHz  BUCK_PFM_TOFF_OTP[1:0] = 00  BUCK_PFM_TOFF_OTP[1:0] = 01  BUCK_PFM_TOFF_OTP[1:0] = 10  BUCK_PFM_TOFF_OTP[1:0] = 10 | 85<br>160<br>230<br>300<br>380<br>730<br>1070<br>1420 | 130<br>250<br>360<br>475<br>605<br>1170<br>1725<br>2285 | 195<br>360<br>525<br>695<br>890<br>1700<br>2520<br>3340 | ns   |
| external components            |   |   |   |   |      |
| L <sub>BUCK</sub>              | Nominal inductor for F <sub>SW_BUCK</sub> = 450 kHz (± 30 % tolerance)  | 15  | 22  | 33  | μH   |
|                                | Nominal inductor for F <sub>SW_BUCK</sub> = 2.25 MHz (± 30 % tolerance)   | 3.3   | 4.7   | 5.5   | μH   |
| C <sub>IN_BUCK</sub>           | Nominal input capacitor   | 4.7   | 10  | -   | μF   |
| C <sub>BOOT_BUCK</sub>         | Nominal <sup>[1]</sup> bootstrap capacitor  | -   | 22  | -   | nF   |
| C <sub>OUT_BUCK_450k_3V3</sub> | Effective <sup>[2]</sup> output capacitor for F <sub>SW_BUCK</sub> = 450 kHz, V <sub>BUCK</sub> = 3.3 V   | 25  | 50  | 100   | μF   |
| C <sub>OUT_BUCK_450k_5V</sub>  | Effective <sup>[2]</sup> output capacitor for F <sub>SW_BUCK</sub> = 450 kHz, V <sub>BUCK</sub> = 5 V   | 25  | 40  | 100   | μF   |
| C <sub>OUT_BUCK_2M2_3V3</sub>  | Effective <sup>[2]</sup> output capacitor for FSW_BUCK = 2.2 MHz, VBUCK = 2 - 3.3 V   | 6.5   | 10  | 30  | μF   |
| C <sub>OUT_BUCK_2M2_5V</sub>   | Effective <sup>[2]</sup> output capacitor for FSW_BUCK = 2.2 MHz, VBUCK = 5 V   | 13  | 20  | 40  | μF   |
| scillator and spread s         | pectrum   |   |   |   |      |
| F <sub>20MHz</sub>             | HVBUCK oscillator nominal frequency   | 19  | 20  | 21  | Mhz  |
| F <sub>SSMOD</sub>             | Spread-spectrum frequency modulation  | -   | 19  | -   | kHz  |
| F <sub>SSRANGE</sub>           | Spread-spectrum range   | -10   | -   | 10  | %    |

<sup>[1]</sup> For all regulators, the nominal capacitor value is the capacitor value normalized

## 14.1.5 HVBUCK efficiency

The HVBUCK efficiency was measured at 2.25 MHz in PWM and PFM mode using the exact hardware and OTP configurations listed in <u>Table 14</u>.

Table 14. Hardware and configurations

|          |                    |        | 3.3 V  |        | 2.5 V  |        | V      |
|----------|--------------------|--------|--------|--------|--------|--------|--------|
|          | Inductor reference | TFM    | VLS    | TFM    | VLS    | TFM    | VLS    |
|          | Vin                | 14     | 14     | 14     | 14     | 14     | 14     |
|          | Cin (eff.)         | 3.4 uF |
|          | Cin_esr            | 3.4 mΩ |
|          | Cout (eff.)        | 8.9 uF | 8.9 uF | 9.3 uF | 9.3 uF | 9.6 uF | 9.6 uF |
| Hardware | Cout_esr           | 3.1 mΩ |
|          | L (eff.)           | 4.7 µH | 3.8 µH | 4.7 µH | 3.8 µH | 4.7 μH | 3.8 µH |
|          | L_dcr              | 200 mΩ | 120 mΩ | 200 mΩ | 120 mΩ | 200 mΩ | 120 mΩ |
|          | C_boot             | 33 nF  |

FS2400


<sup>[2]</sup> For all regulators, the effective capacitor value is the capacitor value after Tolerance, DC bias and Aging removal.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver


Table 14. Hardware and configurations...continued

|     |                    |          | 3.3 V    |          | 2.5 V    |          | V        |
|-----|--------------------|----------|----------|----------|----------|----------|----------|
|     | Inductor reference | TFM      | VLS      | TFM      | VLS      | TFM      | VLS      |
|     | BUCK_SRHSOFF       | 10 ns    |
|     | BUCK_SRHSON        | 10 ns    |
|     | BUCK_CLK           | 2.25 MHz |
|     | BUCK_AVG_OC_PWM    | 600 mA   |
|     | BUCK_PK_OC_PWM     | 800 mA   |
| ОТР | BUCK_PFM_TON       | 305 ns   | 305 ns   | -        | -        | -        | -        |
| OIP | BUCK_PFM_TOFF      | 250 ns   | 250 ns   | -        | -        | -        | -        |
|     | VV1_BUCK           | 3.3 V    | 3.3 V    | 2.5 V    | 2.5 V    | 2.0 V    | 2.0 V    |
|     | VV1_LP_BUCK        | 3.3 V    | 3.3 V    | -        | -        | -        | -        |
|     | BUCK_SEL_PFM_TON   | 0b'0     | 0b'0     | -        | -        | -        | -        |
|     | BUCK_RRV_LV        | 12 ns    |
|     | VBOS2V1_SW_LP_EN   | 0b'0     | 0b'0     | 0b'0     | 0b'0     | 0b'0     | 0b'0     |


<u>Figure 21</u> and <u>Figure 22</u> are the HVBUCK efficiency measured in PWM at 2.2 MHz, using the TFM252012ALMA4R7MTAA reference inductor and the VLS3015CX-4R7M-H reference inductor, respectively.



#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



<u>Figure 23</u> is the HVBUCK efficiency measured in PFM, using the TFM252012ALMA4R7MTAA reference inductor and the VLS3015CX-4R7M-H reference inductor.



# 14.2 V3 HVLDO: High-voltage linear regulator

# 14.2.1 Functional description

HVLDO3 is a high-voltage, linear-voltage regulator. It can be supplied from the battery, or from V1 if its regulated output voltage is greater than the V3 regulated output voltage. The output voltage is configurable by OTP at 3.3 V or 5 V. A minimum voltage drop of 500 mV is required.

HVLDO3 is low-power capable and can stay enabled in LPON mode by setting V3ON\_LPON bit by SPI. However, if disabled in LPON mode, it cannot be enabled again by SPI in this mode.

This regulator is meant to supply the integrated CAN transceiver. The connection is made externally. HVLDO3 can also supply an additional external transceiver on the module. If V3 is used to supply the voltage for integrated CAN, V3 should be set to 5 V in OTP.


FS2400

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

An overcurrent detection and a thermal shutdown are implemented on HVLDO3 to protect the internal pass device. When an overcurrent is detected, V3OC\_I flag is generated and the regulator remains enabled. It is the MCU's responsibility to disable the regulator by SPI using V3DIS bit, and to decide when to enable it using V3EN bit. When a thermal shutdown is detected, the regulator is disabled and V3TSD\_I flag is generated.

The device can also transition to the Fail-safe state if configured by OTP.

# 14.2.2 Application schematic



#### 14.2.3 Electrical characteristics

# **HVLDO3** electrical characteristics

Table 15. Electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified. V3\_IN = VSUP = 5.5 V to 40 V if V3 = 5 V, or V3\_IN = VSUP = 4 V to 40 V if V3 = 3.3 V, unless otherwise specified.  $I_{LDO3} = 0$  mA to 150 mA unless otherwise specified. All voltages referenced to ground.

| Symbol                       | Parameter  | Min | Тур      | Max          | Unit |
|------------------------------|--|-----|----------|--------------|------|
| Static electrical charact    | eristics   |     |          |              |      |
| V <sub>LDO3_IN</sub>         | Input voltage range  | -   | 40       | V            |      |
| V <sub>LDO3</sub>            | Output voltage (OTP configurable) VV3_OTP = 0 VV3_OTP = 1                    |     | 3.3<br>5 | 3.366<br>5.1 | V    |
| V <sub>LDO3_ACC</sub>        | Output voltage accuracy  | -2  | -        | 2            | %    |
| V <sub>LDO3_DROP</sub>       | Maximum voltage drop   | 500 | -        | -            | mV   |
| I <sub>LDO3</sub>            | DC current capability  |     | -        | 150          | mA   |
| I <sub>LDO3_ILIM</sub>       | Internal PMOS current limitation   |     | -        | 260          | mA   |
|                              | Quiescent current on V3_IN, no load (typ @25 °C, max @85 °C)                 | -   | 25       | 30           | μА   |
| I <sub>QLDO3</sub>           | Quiescent current on V3_IN, $I_{LDO3}$ = 50 $\mu$ A (typ @25 °C, max @85 °C) | -   | 30       | 35           | μA   |
| Dynamic electrical char      | acteristics  |     |          |              |      |
| t <sub>LDO3_SOFT_START</sub> | Soft start (from 10 % to 90 %)   |     | 300      | 500          | μs   |
| t <sub>LDO3_PDWN</sub>       | t <sub>LDO3_PDWN</sub> Discharge time when disabled                          |     | -        | 2            | ms   |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 15. Electrical characteristics...continued

 $T_A = -40$  °C to 115 °C, unless otherwise specified. V3\_IN = VSUP = 5.5 V to 40 V if V3 = 5 V, or V3\_IN = VSUP = 4 V to 40 V if V3 = 3.3 V, unless otherwise specified.  $I_{LDO3} = 0$  mA to 150 mA unless otherwise specified. All voltages referenced to ground.

| Symbol   | Parameter  | Min | Тур | Max | Unit |
|--|--|-----|-----|-----|------|
| t <sub>LDO3_ILIM</sub>   | Current limit filtering time   | 16  | 20  | 24  | μs   |
| Transient Line Response in Normal mode $VSUP = 6\ V - 18\ V - 6\ V\ and\ 14\ V - 35\ V - 14\ V$ $I_{LDO3\_LINE\_REG\_NORMAL} = 0.1\ mA\ and\ 35\ mA$ $V_{LDO3} = 3.3\ V\ and\ 5\ V$ $dv/dt = 100\ mV/\mu s,\ C_{OUT\_LDO3} = 2.2\ \mu F$ |  | -3  | -   | 3   | %    |
| V <sub>LDO3_LTR_NORMAL</sub>   | $V_{LDO3\_LTR\_NORMAL} \begin{tabular}{ll} Transient Load Regulation in Normal mode \\ I_{LDO3} = 10 mA to 50 mA in 10 \ \mu s, and from 50 mA to 10 mA in 10 \ \mu s, \\ V_{LDO3} = 5 \ V, \ C_{OUT\_LDO3} = 2.2 \ \mu F \end{tabular}$ |     | -   | 2   | %    |
| DC PSRR  V <sub>LDO3_PSRR</sub> I <sub>LDO3</sub> = 0.1 mA to 100 mA, LDO3 = 3.3 V or 5 V, VDROP = 500 mV (min), 20 Hz to 500 kHz  |  | -   | -40 | -20 | dB   |
| External Components  |  |     |     |     |      |
| C <sub>IN_LDO3</sub>   | Input capacitor (close to V3_IN pin)   | -   | 1.0 | -   | μF   |
| C <sub>OUT_LDO3</sub>  | Effective output capacitor   | 1.3 | -   | 10  | μF   |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 15 AMUX: Analog multiplexer

# 15.1 Functional description

The AMUX pin delivers internal analog voltage channels to the MCU ADC input. The voltage channels delivered to AMUX pin can be selected by SPI. The maximum AMUX output voltage range is VDDIO. An external output capacitor  $C_{AMUX\ OUT}$  is required for the buffer stability.

# 15.2 AMUX schematic diagram



# 15.3 Channel selection

Table 16. AMUX output selection

| Channel | AMUX[4:0] | Signal selection for AMUX output                     | AMUX_DIV = 0 | AMUX_DIV = 1 |
|---------|-----------|--|--------------|--------------|
| 0       | 00000     | AGND   | N/A          | N/A          |
| 1       | 00001     | VDIG : internal voltage supply (1.6 V)               | 1            | 1            |
| 2       | 00010     | V1 voltage   | 2            | 3.25         |
| 3       | 00011     | Reserved   | N/A          | N/A          |
| 4       | 00100     | V3 voltage   | 3.25         | 3.25         |
| 5       | 00101     | VBOS internal voltage                                | 3.5          | 3.5          |
| 6       | 00110     | VSUP voltage (divider ratio configurable by SPI)     | 11           | 25           |
| 7       | 00111     | Reserved   | N/A          | N/A          |
| 8       | 01000     | Reserved   | N/A          | N/A          |
| 9       | 01001     | Reserved   | N/A          | N/A          |
| 10      | 01010     | Reserved   | N/A          | N/A          |
| 11      | 01011     | Reserved   | N/A          | N/A          |
| 12      | 01100     | V1 TWARN temperature sensor (Die temperature sensor) | 1            | 1            |
| 13      | 01101     | V1 temperature sensor                                | 1            | 1            |
| 14      | 01110     | Reserved   | N/A          | N/A          |
| 15      | 01111     | V3 temperature sensor                                | 1            | 1            |
| 16      | 10000     | VDDIO voltage  | 2            | 3.25         |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 16. AMUX output selection...continued

| Channel | AMUX[4:0] | Signal selection for AMUX output | AMUX_DIV = 0 | AMUX_DIV = 1 |
|---------|-----------|----------------------------------|--------------|--------------|
| 17      | 10001     | CAN temperature sensor           | 1            | 1            |
| 18      | 10010     | VMON_EXT                         | 1            | 1            |
| 19      | 11011     | Reserved                         | N/A          | N/A          |
| 20      | 11100     | Reserved                         | N/A          | N/A          |
| 21      | 10101     | VCC5CAN                          | 3.25         | 3.25         |
| > 21    | 1xxxx     | Reserved                         | N/A          | N/A          |

It is possible to set the AMUX pin to high-impedance output by disabling the AMUX and the pulldown resistor using the AMUX\_EN and AMUX\_PD\_DIS bits, respectively, from M\_AMUX\_CTRL register.

#### 15.4 Electrical characteristics

#### AMUX electrical characteristics

Table 17. Electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified.  $I_{AMUX} = -1$  mA to 1 mA, unless otherwise specified. All voltages referenced to ground.


| Symbol                   | Parameter   | Min          | Тур   | Max            | Unit  |
|--------------------------|---|--------------|-------|----------------|-------|
| AMUX                     |   |              |       |                |       |
| V <sub>AMUX_IN</sub>     | Input voltage range for VSUP, WAKE2, WAKE3, HVIO1  • AMUX_DIV = 0  • AMUX_DIV = 1 |              | -     | 20<br>40       | V     |
| V <sub>AMUX_OUT</sub>    | AMUX output voltage range   | 0.3          | -     | VDDIO<br>- 0.2 | V     |
| R <sub>PD_AMUX</sub>     | Output pulldown resistance  | 200          | 400   | 800            | kΩ    |
| V <sub>AMUX_OFF</sub>    | Offset voltage  | -8           | -     | 8              | mV    |
| V <sub>AMUX_</sub> RATIO | Ratio accuracy Ratio 1 Other ratio  | -0.5<br>-1.5 |       | 0.5<br>1.5     | %     |
| V <sub>TEMP25</sub>      | Temperature sensor voltage at 25 °C   | 1.36         | 1.38  | 1.4            | V     |
| V <sub>TEMP_COEFF</sub>  | Temperature sensor coefficient  | -3.95        | -3.88 | -3.8           | mV/°C |
| T <sub>AMUX_SET</sub>    | Settling time   | -            | -     | 10             | us    |
| C <sub>AMUX_OUT</sub>    | Output capacitor  | -            | -     | 1              | nF    |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 16 I/O interface pins

### 16.1 WAKE2/HID0, WAKE3/HID1

WAKEx/HIDx pin has two different roles. It can be used either as a wake-up pin or as hardware ID detection pin.



#### 16.1.1 WAKE feature

WAKEx/HIDx pins are high-voltage inputs used as wake-up sources for the device.

WAKE2 and WAKE3 are wake-up input signals with analog measurement capability through AMUX. WAKE2 can be, for example, connected to a switched VBAT and WAKE3 to the wake-up output of a CAN or FlexRay transceiver. When a WAKE pin is used as a global pin, an R - C protection is required.

In Normal mode, any event on the WAKE2 or WAKE3 pins generates a flag (WKx\_I), when not masked (WKx\_M). In Low-power modes, a wake-up event can be generated on high or low level depending on WKx\_WUCFG[1:0] bits.

Wake-up filtering time is configurable by SPI using WKx\_DGLT bits. Internal pulldown and pullup resistors can be enabled, disabled, or configured as cell repeater, as per WKxPUPD\_OTP[1:0] bits.

**Note:** Cell repeater configuration is used to reduce the current consumption. In this configuration, the pullup or pulldown selection follows the state of the internal buffer output after filtering. If the buffer output is low, pulldown resistor is selected. If the buffer output is high, the pullup resistor is selected.

#### 16.1.2 Hardware ID feature

Hardware ID feature comes on top of WAKE 2 pin and WAKE 3 pin to allow electronic control unit (ECU) location in the car based on WAKEx/HIDx pins hardware connection.

The WAKEx/HIDx pin state can be:

- · Connected to VBAT
- · Connected to GND
- Open


Using the two WAKEx/HIDx pins allows up to nine different hardware ID combinations.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver


This feature is only available in Normal mode and is activated by writing HIDWx\_ENABLE = 1 in the M\_HW\_ID SPI register.

ECU identification is done by controlling the HID pullup and pulldown current sources (HIDWxPU/PD\_EN or HIDWxPU/PD\_DIS) and reading the associated WAKEx pin status using the WKx\_S bits of the M\_STATUS SPI register.

The pin threshold (HIDWx\_TH\_SEL), and pullup/pulldown current values (HIDWx\_10MA\_EN) are programmable via the M HW ID SPI register to allow integration into different systems.



In addition, the input buffer on the LIMP0 may be used as an additional HW ID pin if needed. In this case, an external bias current may be applied using a resistor as shown in <a href="Figure 28">Figure 28</a>. To do so, the FS2400 must be programmed with LIMP0\_EN\_OTP = 0 and the MCU must configure LIMP0\_GPO = 1 during INIT phase. The pin state is controlled using LIMP0\_REQ and LIMP0\_REL control bits. Its state can be read using LIMP0\_SNS bit from FS\_SAFETY\_OUTPUTS SPI register.



# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 16.1.3 Electrical characteristics

Table 18. WAKE23/HID01 electrical characteristics


 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol   | Parameter  | Min      | Тур      | Max      | Unit |
|--|--|----------|----------|----------|------|
| AKE2, WAKE3  |  |          |          | 1        |      |
| V <sub>WAKE_IN</sub>                                   | Input voltage range  | 0        | -        | 40       | V    |
| WAKE23 <sub>VILL</sub>                                 | Digital low-input voltage threshold (falling) HIDW2/3_TH_SEL = 0       | -        | -        | 2.0      | V    |
| WAKE23 <sub>VILH</sub>                                 | Digital high-input voltage threshold (falling) HIDW2/3_TH_SEL = 1      | -        | -        | 3.0      | V    |
| WAKE23 <sub>VIHL</sub>                                 | Digital low-input voltage threshold (rising) HIDW2/3_TH_SEL = 0        | 2.97     | -        | -        | V    |
| WAKE23 <sub>VIHH</sub>                                 | Digital high-input voltage threshold (rising) HIDW2/3_TH_SEL = 1       | 4        | -        | -        | V    |
| WAKE23 <sub>HYST</sub>                                 | Hysteresis   | 100      | -        | 400      | mV   |
| R <sub>PD_WAKE23</sub>                                 | Pulldown resistance  | 100      | 200      | 400      | kΩ   |
| R <sub>PU_WAKE23</sub>                                 | Pullup resistance  | 100      | 200      | 400      | kΩ   |
|  | Low pulldown current for the hardware ID function (HIDW2_10MA_EN = 0)  | 3.5      | 4.25     | 5        | mA   |
| I <sub>PD_HID01</sub>                                  | High pulldown current for the hardware ID function (HIDW2_10MA_EN = 1) | 8        | 10       | 12       | mA   |
|  | Low pullup current for the hardware ID function (HIDW2_10MA_EN = 0)    | 1        | 1.5      | 2        | mA   |
| I <sub>PU_HID01</sub>                                  | High pullup current for the hardware ID function (HIDW2_10MA_EN = 1)   | 8        | 10       | 12       | mA   |
| I <sub>IN_WAKE</sub>                                   | Input current on WAKEx pins (No pull down or pull up)                  | -5       | -        | 5        | μА   |
| Wake-up filtering time  • WKx_DGLT = 0  • WKx_DGLT = 1 |  | 12<br>50 | 15<br>65 | 20<br>80 | μs   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 16.2 HVIO1

HVIO1 pin is a high-voltage input/output. It can be used as input (as a wake-up source, a mode selection pin or an external device monitoring pin) or as open-drain output.



#### 16.2.1 HVIO1 used as input

The HVIO1 pin can be used as a simple wake-capable input. In this case, when the device is in Normal mode, any event on HVIO1 pin generates a flag (HVIO1\_I), when not masked (HVIO1\_M). In Low-power modes, wake-up event can be generated on level (high or low) depending on HVIO1 WUCFG[1:0] bits.

Using the same bits, the MCU can configure HVIO1 as "mode selection". When configured as mode selection, HVIO1 pin voltage level commands the transition between Normal mode and LPON (Low-power on). A logical low level makes FS2400 switch from Normal to LPON mode, a logical high level makes FS2400 switch from LPON to Normal mode.

When used as a wake-up source, wake-up filtering time is configurable by SPI using HVIO1\_DGLY bit. Internal pulldown and pullup resistors can be enabled, disabled or configured as cell repeater as per HVIO1PUPD OTP[1:0] bits.

**Note:** Cell-repeater configuration is used to reduce the current consumption. In this configuration, the pullup or pulldown selection follows the state of the internal buffer output after filtering. If the buffer output is low, pulldown resistor is selected. If the buffer output is high, the pullup resistor is selected.

When an HVIO pin is used as a global input pin, an R - C protection is required. See Section 11.

HVIO1 can also be configured as ERRMON input, to provide MCU or external device error detection. See Section 19.4.

#### 16.2.2 HVIO1 used as output


HVIO1 can be configured as open-drain output by OTP via HVIO1\_OUT\_EN\_OTP bits. In this case, the output state can be controlled by SPI using HVIO1HI and HVIO1LO control bits.

The default output state can be configured by OTP using HVIO1\_OUT\_DFLT\_OTP. HVIO1 can also be assigned to one of the slots (SLOT0/1/2) by OTP using HVIO1\_SLOT\_POL\_OTP. In this case, during power up, the pin follows the default state as soon as the OTP configuration is loaded in the mirror registers, and the pin

FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

state is inverted when the configured slot starts. At power down, the pin goes back to its default value when the configured slot starts. See <u>Figure 30</u> as an example of HVIO pins configuration, with HVIO1 default state low and assigned to SLOT1.



#### 16.2.3 Electrical characteristics

#### Table 19. HVIO1 electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Parameter   | Min         | Тур       | Max         | Unit |
|-------------------------|---|-------------|-----------|-------------|------|
| HVIO1                   |   |             |           |             |      |
| HVIO1 <sub>VIL</sub>    | Digital low-input voltage threshold (falling)   | -           | -         | 2           | V    |
| HVIO1 <sub>VIH</sub>    | Digital high-input voltage threshold (rising)   | 2.97        | -         | -           | V    |
| HVIO1 <sub>VIL</sub>    | Digital low-input voltage threshold (falling) for mode selection  | -           | -         | 0.3 * VDDIO | V    |
| HVIO1 <sub>VIH</sub>    | Digital high-input voltage threshold (rising) for mode selection  | 0.7 * VDDIO | -         | -           | V    |
| HVIO1 <sub>HYST</sub>   | Hysteresis  | 100         | -         | 400         | mV   |
| HVIO1 <sub>VOL</sub>    | Low-output level (I <sub>OUT</sub> = 2 mA)  | -           | -         | 0.4         | V    |
| HVIO1 <sub>ILIM</sub>   | Current limitation  | 4           | -         | 22          | mA   |
| I <sub>IN_HVIO1</sub>   | Input current on HVIO1 pin (No pull down or pull up)  | -5          | -         | 5           | μΑ   |
| R <sub>PD_HVIO1</sub>   | Pulldown resistance   | 100         | 200       | 400         | kΩ   |
| R <sub>PU_HVIO1</sub>   | Pullup resistance   | 100         | 200       | 400         | kΩ   |
| T <sub>HVIO1_FLT</sub>  | Wake-up filtering time • HVIO1_DGLT = 0 • HVIO1_DGLT = 1  | 12<br>50    | 15<br>65  | 20<br>80    | μs   |
| T <sub>HVIO1_FALL</sub> | Fall time using open drain (external pullup at VUP = 14 V, C <sub>OUT_HVIO1</sub> = 10 nF)  | -           | -         | 30          | μs   |
| T <sub>HVIO1_WU</sub>   | Time between HVIO1 rising and V1 switching from PFM to PWM mode when HVIO1 configured as "mode selection"  • LOAD_OTP_BYP = 0  • LOAD_OTP_BYP = 1 |             | 150<br>50 | -           | μs   |

# 16.3 INTB

INTB is an open-drain output pin with internal pullup to VDDIO. This pin generates a pulse when an internal interrupt occurs to inform the MCU. Each interrupt can be masked by setting the corresponding inhibit interrupt.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

An INTB pulse can be required for diagnosis by the MCU setting the SPI INTB\_REQ bit in M\_SYS\_CFG SPI register.

#### 16.3.1 Interrupts and wake-up events management

Two types of interruptions must be dissociated:

- "Classic" interrupts used to diagnose the device state and to report events
- Wake-up interrupts used to manage the wake-up from the Low-power modes

See Table 21 for a list of all interrupts.

The classic interrupts are maskable. If these interrupts are not masked, they will generate a pulse on INTB pin. Out of Normal mode, most of these interrupt flags will not be generated because the monitoring functions associated will be disabled. In addition, the WKx I, HVIO1 I flags are not generated out of Normal mode.

WAKEx/HIDx pins, HVIO1 pin, CAN and LDT can be configured as wake-up sources using xxxx\_WUEN[1:0] SPI configuration bits. Each wake-up source can be configured to generate an interrupt, a transition to Normal mode or both. In this last case, a wake-up event on these functions will generate a non-maskable wake-up flag (xxxx WU I) and an interrupt pulse on INTB.

In LPON mode, if a wake-up event occurs and the wake-up source is enabled, an interrupt is generated and/ or the device transitions to Normal mode. If only the interrupt generation is enabled, it is the MCU decision to request a transition to Normal mode or not, via GO2NORMAL SPI bit.

In LPOFF mode, if a wake-up event occurs and the wake-up source is enabled, the device transitions to Normal mode.

#### 16.3.2 Electrical characteristics

Table 20. INTB electrical characteristics

T<sub>A</sub> = −40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Parameter  | Min         | Тур       | Max         | Unit |
|-------------------------|--|-------------|-----------|-------------|------|
| Interrupt pin           |  |             |           |             |      |
| INTB <sub>PULLUP</sub>  | Internal pullup resistor to VDDIO  | 5           | 10        | 20          | kΩ   |
| INTB <sub>VOL</sub>     | Low-output level (I <sub>OUT</sub> = 2 mA)   | -           | -         | 0.4         | V    |
| INTB <sub>VOH</sub>     | High-output level  | VDDIO – 0.5 | -         | -           | V    |
| INTB <sub>ILIM</sub>    | INTB current limitation  | 4           | -         | 22          | mA   |
| T <sub>INTB_PULSE</sub> | Pulse duration (without output capacitor)  • INTB_DUR = 0 (short)  • INTB_DUR = 1 (long) | 17.5<br>70  | 25<br>100 | 32.5<br>130 | μs   |
| T <sub>INTB_TO</sub>    | INTB timeout for wake-up event   | 8           | 10        | 12          | ms   |
| T <sub>INTB_DLY</sub>   | Delay between INTB_REQ command reception and INTB pulse start                            | 36          | 40        | 44          | μs   |

Table 21. List of interrupts from main logic

| Interrupt       | Description                       | Mask/Enable  |  |  |  |
|-----------------|-----------------------------------|--------------|--|--|--|
| Event interrupt |                                   |              |  |  |  |
| VSUPUV_4P7_I    | VSUP 4.7 V threshold undervoltage | VSUPUV_4P7_M |  |  |  |
| VSUPUV_5P7_I    | VSUP 5.7 V threshold undervoltage | VSUPUV_5P7_M |  |  |  |
| VSUPOV_I        | VSUP overvoltage                  | VSUPOV_M     |  |  |  |

FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 21. List of interrupts from main logic...continued

| Interrupt             | Description                                  | Mask/Enable     |
|-----------------------|--|-----------------|
| V1TWARN_I             | V1 high temperature warning                  | V1TWARN_M       |
| VxTSD_I               | Vx overtemperature (x = 1, 3)                | VxTSD_M         |
| VxOC_I                | Vx overcurrent (x = 1, 3)                    | VxOC_M          |
| VxOV_I                | Vx overvoltage (x = 0, 1, 3)                 | VxOV_M          |
| VxUV_I                | Vx undervoltage (x = 0, 1, 3)                | VxUV_M          |
| WKx_I                 | WAKEx state change in Normal mode (x = 2, 3) | WKx_M           |
| HVIO1_I               | HVIO1 state change in Normal mode            | HVIO1_M         |
| LDT_I                 | Long duration timer event                    | LDT_M           |
| CAN_TSD_I             | CAN overtemperature                          | CAN_TSD_M       |
| CAN_TXD_TO_I          | CAN dominant timeout                         | CAN_TXD_TO_M    |
| WD_NOK_I              | Watchdog refresh error                       | WD_NOK_M        |
| INIT_CRC_NOK_I        | INIT registers CRC error                     | INIT_CRC_NOK_M  |
| Configurable wake-up  | event interrupt                              |                 |
| WKx_WU_I              | WAKEx wake-up event (x = 2, 3)               | WKx_WUEN[1:0]   |
| HVIO1_WU_I            | HVIO1 wake-up event                          | HVIO1_WUEN[1:0] |
| CAN_WU_I              | CAN wake-up event                            | CAN_WUEN[1:0]   |
| Non-configurable wake | e-up event interrupt                         |                 |
| GO2NORMAL_WU          | SPI GO2NORMAL wake-up event                  | None            |
| INT_TO_WU             | Interrupt timeout generating a wake-up event | None            |
| V1_UVLP_WU            | V1 undervoltage wake-up event in LPON        | None            |
| WD_OFL_WU             | WD error counter overflow wake-up event      | None            |
| EXT_RSTB_WU           | External reset wake-up event                 | EXT_RSTB_DIS    |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 17 Long duration timer (LDT)

FS24 features a long duration timer (LDT) with an integrated oscillator. The timer is configurable by SPI and can operate in normal and in Low-power modes. It provides several functions and offers a wide range of configurable counting periods, as well as a calibration mechanism for oscillator compensation.

The timer can be activated in Normal mode and all prescaler options can be selected to allow timer circuitry verification.

The timer is based on a 24-bits counter, with a 1 MHz oscillator, allowing a 1 second time base.



In Normal mode operation, the timer can count up to 194 days, with 1 second resolution. In calibration mode, the prescaler 2 is bypassed and the timer can count up to 36 minutes, with 128 µs resolution.

Table 22. Long duration timer characteristics

| Mode        | Input clock frequency | Input clock period | Prescaler  | Counter resolution | Max count |          |
|-------------|-----------------------|--------------------|------------|--------------------|-----------|----------|
| Operation   | 1 MHz                 | 1 µs               | 64 x 15625 | 1 s                | 4660 hrs  | 194 days |
| Calibration | 1 MHz                 | 1 µs               | 64 x 2     | 128 µs             | 2160 s    | 36 min   |

The LDT has two modes of operation based on the prescaler used during the count:

- When LDT MODE = 0, the LDT is set in Long-count mode.
- When LDT MODE = 1, the LDT is set in Short-count mode.

The LDT\_AFTER\_RUN[15:0] bits can set and read the after run value in Normal mode. When the run value corresponds to the timer value, that triggers either a transition to LP mode or an interrupt.

The LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits allows the MCU to set and read the wake-up value. The wake-up value corresponds to the timer value that triggers a wake-up event:

- The LDT WUP H[7:0] contains the eight most significant bits of the wake-up value.
- The LDT WUP L[15:0] contains the 16 least significant bits of the wake-up value.

FS2400

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

The LDT\_SEL bit allows the MCU to read the value of the 24-bits LDT counter in the LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits.

- When LDT\_SEL = 0, the MCU reads or writes the wake-up value in the LDT\_WUP\_H[7:0] and the LDT\_WUP\_L[15:0] bits.
- When LDT\_SEL = 1, the MCU reads the counter current value.

The LDT EN bit shall be provided to start the LDT timer operation:

- When LDT EN = 0, the LDT is disabled.
- When LDT EN = 1, the LDT starts counting as defined in the M LDT CTRL and L LDT CFGx registers.

The LDT2LP bit selects which Low-power mode (LPON or LPOFF) it needs to go once the after-run timer is expired, when timer function 2 or 3 is selected.

- When LDT2LP = 0, the device goes into LPON mode when the after-run timer expires.
- When LDT2LP = 1, the device goes into LPOFF mode when the after-run timer expires.
- When timer function 4 or 5 is selected and the LDT\_EN = 1, the LDT does not start any count until the device enters the corresponding Low-power mode.

# 17.1 Calibration procedure

The calibration procedure consists of the MCU activating the counter for a specific duration. Once the timer expires, the MCU reads back the timer final value, compares it with its own accurate time of activation to calculate a time offset. It is recommended to perform the calibration between -20 °C and +85 °C.

Calibration example:

- Set the Timer mode to short count and select the timer function 1. Set the after-run value at max value 0xFFFF (~8.39 s).
- · Start the counter.
- Read the counter when the MCU RTC reaches 6 s.
- If the oscillator period is at the exact typical value (absolutely no deviation error), expected reading is 46875.
- The exact reading calculates the error correction factor ECF = exact\_reading / expected\_reading
- ECF < 1 if the oscillator is faster than the exact typical value.
- ECF > 1 if the oscillator is slower than the exact typical value.
- After calibration, the new after-run or wake-up values to set the counter are "after run x ECF" and "wake-up x ECF".


#### 17.2 Timer functions

Table 23. LDT functions

| LDT_FNCT[2:0] | LDT Function  |
|---------------|---|
| 000           | Function 1: In Normal mode, count and generate a flag or an interrupt when the counter reaches the after-run value.   |
| 001           | <b>Function 2:</b> In Normal mode, count until the counter reaches the after-run value and enters Low-power mode.   |
| 010           | <b>Function 3:</b> In Normal mode, count until the counter reaches the after-run value and enters Low-power mode. Once in Low-power mode, count until the counter reaches the wake-up value and wakes up. |
| 011           | <b>Function 4:</b> In Low-power mode, count until the counter reaches the wake-up value and wakes up.   |
| 100           | Function 5: In Low-power mode, count and do not wake up unless the counter overflow occurs or if the device wakes up by wake-up input source.   |

FS2400

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 17.3 Electrical characteristics

Table 24. Long duration timer electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 18 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Description   | Min | Тур      | Max | Unit    |
|-------------------------|---|-----|----------|-----|---------|
| Electrical charac       | teristics   |     |          |     | •       |
| F <sub>IN_CLK_LDT</sub> | Long duration timer source clock (1 MHz / 64)   | -   | 15.625   | -   | kHz     |
|                         | T <sub>BASE_LDT</sub>   |     | 1<br>128 | -   | s<br>µs |
| I <sub>Q_LDT_85</sub>   | Long duration timer quiescent current consumption (Tj = 85 °C)  | -   | 2        | 5   | μA      |
| I <sub>Q_LDT_125</sub>  | Long duration timer quiescent current consumption (Ta = 125 °C)   | -   | 5        | 10  | μA      |
| LDT <sub>ACC1</sub>     | Long duration timer accuracy without calibration  | -10 | -        | 10  | %       |
| LDT <sub>ACC2</sub>     | Long duration timer accuracy with calibration In LPOFF or LPON states Including month aging drift (max) Including temperature drift 0 °C < Tj < 85 °C | -5  | -        | 5   | %       |
| LDT <sub>DRIFT</sub>    | Long duration timer maximum drift per hour after calibration In LPOFF or LPON states Within 20 °C temperature variation.                              | -1  | -        | 1   | %       |


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 18 Physical layer

#### 18.1 CAN FD transceiver

FS24 device includes an integrated CAN FD transceiver, 5 Mbps capable, developed in compliance with the ISO 11898-2:2016 and SAE J2284 standards. The CAN FD transceiver is compliant with SAE J2962-2 (2019) and IEC 62228-3 (2019) for EMC performances. It provides the physical interface between the CAN protocol controller of an MCU and the physical CAN bus.

The CAN FD transceiver bus driver is meant to be supplied through the VCC5CAN pin. The CAN can be supplied by V1 or by V3. No matter which channel is used, the pin should be supplied by 5 V.




#### 18.1.1 CAN operating modes

The CAN transceiver has four modes:

- Off
- · Wake-capable
- · Listen-only
- Active

The Listen-only and Active modes are only available when the device is in Normal mode. In Low-power modes, the transceiver can be kept in Wake-capable mode in order to be used as a wake-up source for the device and the module.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



#### 18.1.1.1 CAN off mode

When the CAN mode is set to 2b'00 and the CAN wake-up capability is disabled, or if the device is not in Normal mode, for example in LPON or LPOFF modes, and the wake-up capability is disabled, the CAN transceiver is in OFF mode. The CAN transceiver can also transition to OFF mode if RSTB or LIMP0 is asserted and the MCU has set the CAN FS DIS bit to 0.

In this mode, the normal and low-power receivers and the transmitter of the CAN transceiver are disabled, the CANH and CANL pins are set high ohmic, and the CANRXD pin is driven high.

#### 18.1.1.2 CAN Wake-capable mode

The CAN transceiver is in Wake-capable mode as soon as the CAN mode is different from 2b'00 or as soon as the wake-up capability of the CAN is enabled, regardless of the device state once powered up.


In this mode, the CAN transmitter and the CAN normal receiver are disabled. Only the low-power wake-capable receiver is enabled to allow wake-up pattern detection and device wake-up, when the device is in Low-power

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

mode. The CANH and CANL pins are biased to ground via the common-mode input resistor  $R_{CAN\_IN\_CM}$  and the CANRXD pin is driven high.

#### 18.1.1.3 CAN wake-up

When the CAN transceiver is in Wake-capable mode, a valid CAN wake-up is detected when a dominant – recessive – dominant pattern is observed on the CAN bus, where the dominant and recessive phases are longer than  $T_{CAN\_WU\_FILT}$ . The total pattern is valid only if it is shorter than the wake-up timeout time  $T_{CAN\_WU\_TO}$ .



After a CAN wake-up event if CAN\_WU\_TMR\_BYP = 0, once the FS2400 state machine reaches Normal mode, CANRXD pin will be asserted low for 1.5 ms.

CAN\_WU\_I flag indicates that the FS2400 woke up from Low-power mode after a CAN wake-up pattern. The flag must be cleared after each wake-up event in order for the CAN communication to work properly.

#### 18.1.1.4 CAN Listen-only mode

The CAN transceiver Listen-only mode is entered from Wake-capable mode when CAN mode is set to 2b'01 or when CAN mode is set to 2b'10 or 2b'11 and CANTXD is low (bus dominant) for more than T<sub>CAN\_DOM\_TO</sub>. The device must be in Normal mode and no undervoltage on V3 must be detected.

In this mode, CANH and CANL pins are biased to  $0.5 \times V3$  and CANTXD is maintained high by an internal pullup resistor R<sub>CANTXD PU</sub> connected to VDDIO.


The low-power wake-up receiver and the transmitter are disabled. Only the normal receiver is enabled. The device is only able of reporting the bus level to the CANRXD pin. The device is not able to transmit information from TXD to the bus.

# 18.1.1.5 CAN Active mode

The CAN transceiver Active mode is entered from Wake-capable or Listen-only mode when CAN mode is set to 2b'10 or 2b'11 and CANTXD is high (bus recessive). The device must be in Normal mode and no undervoltage on V3 should be detected. When a TSD- or a CAN-dominant timeout is detected, the transceiver goes back to Listen-only mode and the transmitter is disabled.

In this mode, the normal receiver and the transmitter are enabled, and the low-power receiver is disabled. The device can transmit information from CANTXD to the CAN bus and report the bus level to the CANRXD pin.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



# 18.1.2 Electrical characteristics

#### Table 25. CAN FD transceiver characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V<sub>VCC5CAN</sub> = 4.5 to 5.5 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                     | Description  | Min              | Тур    | Max            | Unit |
|----------------------------|--|------------------|--------|----------------|------|
| Static characteristic      | s  |                  |        |                |      |
| CANTXD                     |  |                  |        |                |      |
| $V_{CANTXD\_IH}$           | CANTXD input threshold high  | 0.7 x<br>VDDIO   | -      | -              | V    |
| V <sub>CANTXD_IL</sub>     | CANTXD input threshold low   | -                | -      | 0.3 x<br>VDDIO | V    |
| R <sub>CANTXD_PU</sub>     | CANTXD pullup resistance   | 90               | 200    | 400            | kΩ   |
| CANRXD                     |  | 1                |        |                |      |
| V <sub>CANRXD_OH</sub>     | CANRXD output high level, I <sub>OUT</sub> = -2 mA   | VDDIO<br>- 0.4 V | -      | -              | V    |
| V <sub>CANRXD_OL</sub>     | CANRXD output low level, I <sub>OUT</sub> = 2 mA   | -                | -      | 0.4            | V    |
| CAN Bus                    |  | l .              |        |                |      |
| V <sub>CAN_DIFF_MAX</sub>  | CAN maximum rating for VDIFF   | -5               | -      | 10             | V    |
| V <sub>CANH_OUT_DOM</sub>  | CAN dominant output voltage on pin CANH, Active mode $R_L$ = 50 $\Omega$ to 65 $\Omega$  | 2.75             | 3.5    | 4.5            | V    |
| V <sub>CANL_OUT_DOM</sub>  | CAN dominant output voltage on pin CANL, Active mode $R_L$ = 50 $\Omega$ to 65 $\Omega$  | 0.5              | 1.5    | 2.25           | V    |
| V <sub>CAN_OUT_SYM</sub>   | CAN output voltage symmetry ( $V_{CANH} + V_{CANL}$ ), Active mode $F_{CANTXD} = 1$ MHz (2 Mbps), RL = 60 $\Omega$ , C1 = 4.7 nF | 0.9 x V3         | 1 x V3 | 1.1 x V3       | V    |
| V <sub>CAN_OUT_CM_PK</sub> | CAN common mode peak-to-peak voltage, Active mode  | -                | -      | 300            | mV   |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 25. CAN FD transceiver characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. V<sub>VCC5CAN</sub> = 4.5 to 5.5 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                        | Description   | Min  | Тур | Max  | Unit       |
|-------------------------------|---|------|-----|------|------------|
|                               | CAN bus differential output voltage, Active mode, dominant state, $V_{VCC5CAN}$ = 4.75 V to 5.5 V, $R_L$ = 50 $\Omega$ to 65 $\Omega$   | 1.5  | 2   | 3    | V          |
| V <sub>CAN_OUT_DIFF_DOM</sub> | CAN bus differential output voltage, Active mode, dominant state, $V_{VCC5CAN}$ = 4.75 V to 5.5 V, $R_L$ = 45 $\Omega$ to 75 $\Omega$   | 1.4  | 2   | 3.3  | V          |
|                               | CAN bus differential output voltage, Active mode, dominant state, $V_{VCC5CAN}$ = 4.75 V to 5.5 V, $R_L$ = 2240 $\Omega$  | 1.5  | -   | 5    | V          |
| Vcan_out_diff_rec             | CAN bus differential output voltage, ACTIVE mode and recessive state, or Listen-only mode, or Wake capable mode, bus biasing active $V_{VCC5CAN}$ = 4.75 V to 5.5 V, no load, C1 = C2 = $C_{CANRXD}$ = 0 pF |      | -   | 50   | mV         |
| V <sub>CAN_OUT_DIFF_REC</sub> | CAN bus differential output voltage, Wake-capable mode, recessive state, no load  | -0.2 | 0   | 0.2  | V          |
| V <sub>CAN_OUT_REC_ACT</sub>  | CAN recessive output voltage, Active mode, no load  | 2    | -   | 3    | V          |
| V <sub>CAN_OUT_REC_WC</sub>   | CAN recessive output voltage, Wake-capable mode, no load  | -0.1 | 0   | 0.1  | V          |
| V <sub>CAN_OUT_REC_LO</sub>   | CAN recessive output voltage, Listen-only mode, no load,<br>V <sub>VCC5CAN</sub> = 0 V  | 2    | 2.5 | 3    | V          |
| V <sub>CAN_IN_DIFF</sub>      | CAN differential receiver threshold voltage, Active or Listen-only mode   | 0.5  | 0.8 | 0.9  | V          |
| V <sub>CAN_IN_DIFF_LP</sub>   | CAN differential low power receiver threshold voltage. Wake-capable   |      | 0.7 | 1.15 | V          |
| V <sub>CAN_IN_DIFF_HYST</sub> | CAN differential receiver hysteresis voltage, Active or Listen-only mode  | 50   | 200 | 400  | m۱         |
| V                             | CAN recessive state differential input voltage range, Active or Listenonly mode,  V <sub>CANH</sub> = -12 V to 12 V, V <sub>CANL</sub> = -12 V to 12 V  | -4   | -   | 0.5  | V          |
| V <sub>CAN_IN_DIFF_REC</sub>  | CAN recessive state differential input voltage range, no biasing, V <sub>CANH</sub> = -12 V to 12 V, V <sub>CANL</sub> = -12 V to 12 V  | -4   | -   | 0.4  | V          |
| N.                            | CAN dominant state differential input voltage range, Active or Listenonly mode,  V <sub>CANH</sub> = -12 V to 12 V, V <sub>CANL</sub> = -12 V to 12 V   | 0.9  | -   | 9    | V          |
| V <sub>CAN_IN_DIFF_DOM</sub>  | CAN dominant state differential input voltage range, no biasing, V <sub>CANH</sub> = -12 V to 12 V, V <sub>CANL</sub> = -12 V to 12 V   | 1.1  | -   | 9    | V          |
| R <sub>CAN_IN_CM</sub>        | CAN common mode input resistance, Active mode  V <sub>CANH</sub> = -2 V to 7 V, V <sub>CANL</sub> = -2 V to 7 V   | 6    | -   | 50   | kΩ         |
| R <sub>CAN_IN_DIFF</sub>      | CAN differential input resistance<br>V <sub>CANH</sub> = -2 V to 7 V, V <sub>CANL</sub> = -2 V to 7 V   | 12   |     | 100  | kΩ         |
| $\Delta R_{CAN\_IN}$          | CAN input resistance deviation V <sub>CANH</sub> = V <sub>CANL</sub> = 5 V  | -3   | -   | 3    | %          |
| C <sub>CAN_IN_CM</sub>        | CAN Common mode input capacitance   | -    | -   | 20   | pF         |
| C <sub>CAN_IN_DIFF</sub>      | CAN differential input capacitance  | -    | -   | 10   | pF         |
| I <sub>CANH_OUT_SC</sub>      | CANH short circuit output current, Active mode, dominant state, V <sub>VCC5CAN</sub> =5 V, V <sub>CANH</sub> = -15 V to 40 V  | -115 | -   | -    | m <i>P</i> |
| I <sub>CANL_OUT_SC</sub>      | CANL short circuit output current, Active mode, dominant state, $V_{VCC5CAN} = 5 \text{ V, } V_{CANL} = -15 \text{ V to 40 V}$  | -    | -   | 115  | m <i>A</i> |
| I <sub>CAN_OUT_REC</sub>      | CAN recessive output current, recessive state, V <sub>CANH</sub> = V <sub>CANL</sub> = -27 V to 32 V  | -3   | -   | 3    | m <i>A</i> |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 25. CAN FD transceiver characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified.  $V_{VCC5CAN}$  = 4.5 to 5.5 V, unless otherwise specified. VDDIO = 1.8 V to 5.5 V, unless otherwise specified. All voltages referenced to ground.


| Symbol  | Description  | Min | Тур | Max   | Unit |
|---|--|-----|-----|-------|------|
| I <sub>CAN_ACT_DOM</sub>  | CAN current consumption, Active mode, dominant state, Tj = 150 °C, V <sub>VCC5CAN</sub> = 5 V                                | -   | -   | 60    | mA   |
| I <sub>CAN_ACT_REC</sub>  | CAN current consumption, Active mode, recessive state, Tj = 150 °C, V <sub>VCC5CAN</sub> = 5 V                               | 1   | 4   | 7     | mA   |
| I <sub>CAN_WU</sub>   | CAN current consumption, wake-up capability, Tj = 85 °C, VBOS = 5 V  | 1   | 3   | 10    | μA   |
| I <sub>QCANH</sub>  | CANH input leakage current V <sub>CANH</sub> = 5 V, all supply inputs connected to GND                                       | -10 | -   | 10    | μA   |
| I <sub>QCANL</sub>  | CANL input leakage current, V <sub>CANL</sub> = 5 V, all supply inputs connected to GND                                      | -10 | -   | 10    | μA   |
| ynamic characteris  | tics   |     |     |       |      |
| T <sub>CAN_EN</sub>   | Setup time needed when going to Active mode of the transceiver before sending data.  | 15  | 17  | 19    | μs   |
| T <sub>CAN_DOM_TO</sub>   | CAN CANTXD dominant timeout time   | 0.8 | -   | 9     | ms   |
| CAN loop delay time from CANTXD to CANRXD, $C_{CANRXD} = 15 \text{ pF}, R_L = 45 \Omega \text{ to } 70 \Omega, C_{CAN} = 100 \text{ pF}, \\ F_{CANTXD} < 2.5 \text{ MHz}$ |  | -   | -   | 255   | ns   |
| T <sub>CAN_TX2BUS_DOM</sub>   | CAN delay time from CANTXD to bus dominant   | -   | -   | 127.5 | ns   |
| T <sub>CAN_TX2BUS_REC</sub>   | CAN delay time from CANTXD to bus recessive  | -   | -   | 127.5 | ns   |
| T <sub>CAN_BUS2RX_DOM</sub>   | CAN delay time from bus dominant to CANRXD   | -   | -   | 127.5 | ns   |
| T <sub>CAN_BUS2RX_REC</sub>   | CAN delay time from bus recessive to CANRXD  | -   | -   | 127.5 | ns   |
| T <sub>CAN_BIT_RX_2M</sub>  | CAN received recessive bit width @ 2 Mbps $R_L = 60 \ \Omega, \ C_{CANRXD} = 15 \ pF, \ C1 = 0 \ nF$ , $C2 = 100 \ pF$       | 400 | 500 | 550   | ns   |
| T <sub>CAN_BIT_RX_5M</sub>  | CAN received recessive bit width @ 5 Mbps $R_L = 60 \ \Omega, \ C_{CANRXD} = 15 \ pF, \ C1 = 0 \ nF$ , $C2 = 100 \ pF$       | 120 | 200 | 220   | ns   |
| T <sub>CAN_BIT_BUS_2M</sub>   | CAN transmitted recessive bit width @ 2 Mbps<br>$R_L = 60 \ \Omega, \ C_{CANRXD} = 15 \ pF, \ C1 = 0 \ nF$ , $C2 = 100 \ pF$ | 435 | 500 | 530   | ns   |
| T <sub>CAN_BIT_BUS_5M</sub>   | CAN transmitted recessive bit width @ 5 Mbps<br>$R_L = 60 \ \Omega, \ C_{CANRXD} = 15 \ pF, \ C1 = 0 \ nF$ , $C2 = 100 \ pF$ | 155 | 200 | 210   | ns   |
| ΔT <sub>CAN_BIT_RXBUS_2M</sub>  | CAN receiver timing symmetry @ 2 Mbps $R_L = 60 \Omega$ , $C_{CANRXD} = 15 pF$ , C1 = 0 nF , C2 = 100 pF                     | -65 | -   | 40    | ns   |
| ΔT <sub>CAN_BIT_RXBUS_5M</sub>  | CAN receiver timing symmetry @ 5 Mbps $R_L = 60 \Omega$ , $C_{CANRXD} = 15 pF$ , $C1 = 0 nF$ , $C2 = 100 pF$                 | -45 | -   | 15    | ns   |
| T <sub>CAN_WU_FILT</sub>  | CAN recessive/dominant filter time for wake-up   | 0.5 | 1.4 | 1.8   | us   |
| T <sub>CAN_WU_TO</sub>  | CAN wake-up timeout time   | 0.8 | -   | 10    | ms   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 19 Safety

# 19.1 Functional description

The FS24 includes multiple safety mechanisms to guarantee the functional safety of the system and reach up to ASIL B level. Safety features are configurable, either by OTP or by SPI, allowing scalability depending on the application needs. FS24 also provides an on-demand ABIST to cover latent faults.



# 19.2 Watchdog

A watchdog is implemented through the SPI bus to continuously check the microcontroller software activity and its ability to perform basic computing. FS24 checks by awaiting a specific answer from the microcontroller during a predefined period called the watchdog window. The first half of the watchdog window is said *closed* and the second half is said *open*.

A good watchdog refresh is a good watchdog answer during the open window. A bad watchdog refresh is a bad watchdog answer during the open window, no watchdog refresh during the open window or a good watchdog answer during the closed window. After a good or a bad watchdog refresh, a new window period starts immediately for the microcontroller to keep the synchronization with the windowed watchdog. The first good watchdog refresh closes the initialization phase of the FS24. Then the watchdog window is running and the microcontroller must refresh the watchdog in the open window of the watchdog window period.

The watchdog functionality can be enabled or disabled by OTP with WD\_INF\_OTP bit. The duration of the watchdog window is configurable from 1 ms to 16384 ms with the WDW\_PERIOD[3:0] SPI bits. The new watchdog window is effective after the next watchdog refresh. The watchdog window can be disabled only during the initialization phase of the FS24. The watchdog disable is effective when the initialization phase is closed. The watchdog configuration requires the MCU to write in FS\_WDW\_CFG registers.

In LPON mode, the watchdog stays enabled or is disabled depending on WD\_DIS\_LPON bit (configurable during INIT phase). When enabled in LPON, the watchdog operates in Timeout mode.

The watchdog uses two keys, 0x5AB2 (default value after POR) and 0xD564 to validate the answer. The key is stored in the WD\_TOKEN register, and is changed alternatively after each good WD refresh.

The MCU reads the WD\_TOKEN register and writes the correct answer (WD\_TOKEN register value) through the SPI in WD\_ANSWER register, in the right timing. The WD error counter is incremented when the answer is wrong or not given at the right moment, or not given at all at the end of the watchdog period.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

When the watchdog is disabled (for example, RSTb event or transition to LPON with WD\_DIS\_LPON = 1), the watchdog configuration is reset as it would be after a POR. The watchdog token is set to 0x5AB2,the window period is set to 256 ms, and the watchdog type is set to timeout watchdog.

Table 26. Watchdog window period configuration

| WDW_PERIOD[3:0] | Watchdog window period         |
|-----------------|--------------------------------|
| 0000            | DISABLE (infinite open window) |
| 0001            | 1 ms                           |
| 0010            | 2 ms                           |
| 0011            | 4 ms                           |
| 0100            | 8 ms                           |
| 0101            | 16 ms                          |
| 0110            | 32 ms                          |
| 0111            | 64 ms                          |
| 1000            | 128 ms                         |
| 1001 (default)  | 256 ms                         |
| 1010            | 512 ms                         |
| 0011            | 1024 ms                        |
| 1100            | 2048 ms                        |
| 1101            | 4096 ms                        |
| 1110            | 8192 ms                        |
| 1111            | 16384 ms                       |

# 19.2.1 Watchdog selection

Two types of watchdog monitoring, timeout and window watchdog, are implemented and can be selected and changed during operation by SPI using WDW EN bit.

Table 27. Watchdog type configuration

| WDW_EN Watchdog type selection |                 |
|--------------------------------|-----------------|
| 0 Timeout watchdog (default)   |                 |
| 1                              | Window watchdog |

# 19.2.1.1 Timeout watchdog

The timeout watchdog is the default configuration at start up. In this mode, the watchdog period is considered fully open, and the MCU writes the correct value in WD\_ANSWER register before the period ends. If the answer is wrong, or if the answer is not sent before the watchdog timer overflows, the WD error counter is incremented and WD\_NOK\_I flag is set to 1.

#### 19.2.1.2 Window watchdog

The window watchdog can be enabled by SPI by setting WDW\_EN bit at 1. In this mode, the watchdog period is divided in two. The first half is said *closed* and the second is said *open*. The MCU writes the correct value in WD\_ANSWER register during the open window. If the answer is wrong, or if the answer is sent during the closed window, or if the answer is not sent before the watchdog timer overflows, the WD error counter is incremented and WD\_NOK\_I flag is set to 1.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver




Table 28. Watchdog answer and refresh validation

| CDI            | Window WD   |        | Timeout WD    |
|----------------|-------------|--------|---------------|
| SPI            | CLOSED OPEN |        | (always open) |
| BAD key        | WD_NOK      | WD_NOK | WD_NOK        |
| GOOD key       | WD_NOK      | WD_OK  | WD_OK         |
| None (timeout) | N/A         | WD_NOK | WD_NOK        |

# 19.2.2 Watchdog error counter

A watchdog error counter is implemented in the device to filter the incorrect watchdog refresh. Each time a watchdog failure occurs, the device increments this counter by 2. The watchdog error counter is decremented by 1 each time the watchdog is properly refreshed. This principle ensures a cyclic OK/NOK behavior converges to a failure detection.


To allow flexibility in the application, the maximum value of this counter is configurable with the WD\_ERR\_LIMIT[1:0] bits during the INIT phase.

Table 29. Watchdog error counter limit configuration

| WD_ERR_LIMIT[1:0] | Watchdog error counter value |
|-------------------|------------------------------|
| 00                | 8                            |
| 01 (default)      | 6                            |
| 10                | 4                            |
| 11                | 2                            |
| Reset condition   | POR                          |

The watchdog error counter value can be read by the MCU for diagnostic with the WD\_ERR\_CNT[3:0] bits.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



# 19.2.3 Watchdog refresh counter

The watchdog refresh counter is used to decrement the fault error counter. Each time the watchdog is properly refreshed, the watchdog refresh counter is incremented by 1. Each time the watchdog refresh counter reaches its maximum value (6 by default) and if next WD refresh is also good, the fault error counter is decremented by 1. Whatever the position the watchdog refresh counter is in, each time there is a wrong refresh watchdog, the watchdog refresh counter is reset to 0.


To allow flexibility in the application, the maximum value of this watchdog refresh counter is configurable with the WD\_RFR\_LIMIT[1:0] bits during the INIT\_FS phase.

Table 30. Watchdog refresh counter limit configuration

| WD_RFR_LIMIT[1:0] | Watchdog refresh counter value |
|-------------------|--------------------------------|
| 00 (default)      | 6                              |
| 01                | 4                              |
| 10                | 2                              |
| 11                | 1                              |
| Reset condition   | POR                            |

The watchdog refresh counter value can be read by the MCU for diagnostic with the WD\_RFR\_CNT[2:0] bits.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



#### 19.2.4 Watchdog error impact

When the watchdog error counter reaches its maximum value, in Normal mode or in LPON mode, the fail-safe reaction on RSTB or LIMP0 is configurable with the WD\_RSTB/LIMP0\_IMPACT bits during the INIT phase. If it happens in LPON mode, the device also wakes up.

Table 31. Watchdog error impact configuration

| WD_RSTB/LIMP0_IMPACT | WD impact on RSTB/LIMP0        |
|----------------------|--------------------------------|
| 0                    | No effect on the pin           |
| 1 (default)          | The pin RSTB/LIMP0 is asserted |
| Reset condition      | POR                            |

#### 19.2.5 Watchdog electrical characteristics

#### Table 32. Watchdog electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                   | Parameter                  | Min  | Тур | Max  | Unit |
|--------------------------|----------------------------|------|-----|------|------|
| Watchdog                 |                            |      |     |      |      |
| WD <sub>PER_ACC</sub>    | Watchdog period accuracy   | -10  | -   | 10   | %    |
| WD <sub>DUTY_CYCLE</sub> | Window watchdog duty cycle | 47.5 | 50  | 52.5 | %    |

# 19.3 Voltage supervisor

The voltage supervisor is in charge of overvoltage and undervoltage monitoring of all the supply generated by the FS24, Vx (x = 1, 3), and of  $VMON\_EXT$  input pin. The overvoltage monitoring is activated before the power-up slots start. The undervoltage monitoring is activated once the device is in Normal mode. UV/OV flags are then reported accordingly. VMON0 monitoring on VMON EXT pin is enabled by OTP (V0MON EN OTP).

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 19.3.1 V0MON (VMON\_EXT) monitoring

VMON\_EXT input pin can be connected to an external regulator. The regulator connected to VMON\_EXT must be at least 1 V to be compatible with overvoltage and undervoltage monitoring thresholds. An external resistor bridge must be used to divide the regulator voltage if higher than 1 V. The resistor bridge middle point voltage must be set to 1 V. The external resistors accuracy must be at least  $\pm 1$  %, to ensure a total accuracy of  $\pm 2.5$  % with the internal thresholds accuracy ( $\pm 1.5$  %).

The MCU can monitor VMON EXT pin voltage using the AMUX by selecting channel 18, see Section 15.3.

### 19.3.2 VxMON monitoring (x = 1, 3)

V1 and V3 regulators are monitored via the corresponding V1 and V3 pins, which also serve as feedback pins. The expected voltage for each regulator is automatically selected based on the OTP output voltage configuration.

Each voltage monitoring channel is connected to a pulldown resistor to detect an undervoltage in case of disconnection.

The VxMON UV/OV threshold have ±1 % accuracy (trimmed at 5 V setting, 5 % VMON threshold).

#### 19.3.3 VxMON UV/OV threshold

The OV and UV thresholds are configured independently for each VxMON (x = 0, 1, 3) by OTP at VxMON\_UVTH\_OTP[3:0] and VxMON\_OVTH\_OTP[3:0]. UV thresholds are configurable from 96.5 % to 91.5 % and OV thresholds are configurable from 102.5 % to 110 %. When a regulator is configured at 5 V, five additional UV thresholds are available at 62 %, 63.5 %, 64 %, 64.5 %, and 65 %.

Table 33. VMON UV/OV threshold configuration

| VMONx_UVTH_OTP[3:0]<br>VMONx_OVTH_OTP[3:0] | VMONx undervoltage threshold configuration | VMONx overvoltage threshold configuration |  |  |
|--|--|---|--|--|
| 0000                                       | 65 %                                       | 102.5 %                                   |  |  |
| 0001                                       | 64.5 %                                     | 103.0 %                                   |  |  |
| 0010                                       | 96.5 %                                     | 103.5 %                                   |  |  |
| 0011                                       | 96.0 %                                     | 104.0 %                                   |  |  |
| 0100                                       | 95.5 %                                     | 104.5 %                                   |  |  |
| 0101                                       | 95.0 %                                     | 105.0 %                                   |  |  |
| 0110                                       | 94.5 %                                     | 105.5 %                                   |  |  |
| 0111                                       | 94.0 %                                     | 106.0 %                                   |  |  |
| 1000                                       | 93.5 %                                     | 106.5 %                                   |  |  |
| 1001                                       | 93.0 %                                     | 107.0 %                                   |  |  |
| 1010                                       | 92.5 %                                     | 107.5 %                                   |  |  |
| 1011                                       | 92.0 %                                     | 108.0 %                                   |  |  |
| 1100                                       | 91.5 %                                     | 108.5 %                                   |  |  |
| 1101                                       | 64 %                                       | 109.0 %                                   |  |  |
| 1110                                       | 63.5 %                                     | 109.5 %                                   |  |  |
| 1111                                       | 62 %                                       | 110.0 %                                   |  |  |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 19.3.4 VxMON deglitch time

The OV and UV deglitch times are configured independently by OTP at VxMON\_UVDGLT\_OTP[1:0] and VxMON\_OVDGLT\_OTP.

Table 34. VMON deglitch time configuration

| VxMON_UVDGLT_OTP[1:0] | UV detection time | VxMON_OVDGLT_OTP | OV detection time |
|-----------------------|-------------------|------------------|-------------------|
| 00                    | 5 µs              | 0                | 25 µs             |
| 01                    | 15 µs             | 1                | 45 µs             |
| 10                    | 25 μs             |                  |                   |
| 11                    | 40 μs             |                  |                   |

### 19.3.5 VxMON safety reaction (impact)

When an overvoltage or undervoltage fault is detected, the fail-safe reaction on RSTB and LIMP0 is configurable with VxMON\_OV/UV\_RSTB/LIMP0\_IMPACT bits during the INIT phase, for each monitoring input. The reactions of RSTB pin can be preconfigured by OTP. Also, if an OV fault occurs for Vx, the OV power rail will turn itself off or enter Fail-safe mode using the CONF\_Vx\_OV\_OTP setting in OTP.

# 19.3.6 V1UVLP monitoring

In LPON mode, all the VxMON monitoring is disabled. Only V1 is monitored for undervoltages at V1\_UVLP, which is configurable using the V1UVLP\_TH\_OTP OTP bit. In case the V1 voltage goes lower than this threshold, the device goes into fail-safe state (not configurable), and V1\_UVLP\_WU bit is set to 1.

V1 is also monitored for V1UVLP when the device powers up after a wake-up from LPON, and during a cold start after T<sub>SOFT\_START\_V1</sub>. If at the end of the softstart V1 is still under V1UVLP threshold, then the device goes into fail-safe state.

#### 19.3.7 Electrical characteristics

Table 35. VxMON electrical characteristics

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                  | Parameter   |    | Тур               | Max | Unit |
|-------------------------|---|----|-------------------|-----|------|
| VxMON (x from 0 t       | to 3)   |    |                   |     |      |
| VxMON_OVTH              | VxMON overvoltage threshold   | -  | 102.5+0.5*code_ov | -   | %    |
|                         | VxMON undervoltage thresholds (code_uv = 0010 to 1100)              | -  | 96.5-0.5*code_uv  | -   | %    |
|                         | VxMON undervoltage threshold at 5 V output voltage (code_uv = 0000) | -  | 65                | -   | %    |
| VxMON UVTH              | VxMON undervoltage threshold at 5 V output voltage (code_uv = 0001) | -  | 64.5              | -   | %    |
| VXIVION_OVITI           | VxMON undervoltage threshold at 5 V output voltage (code_uv = 1101) | -  | 64                | -   | %    |
|                         | VxMON undervoltage threshold at 5 V output voltage (code_uv = 1110) | -  | 63.5              | -   | %    |
|                         | VxMON undervoltage threshold at 5 V output voltage (code_uv = 1111) | -  | 62                | -   | %    |
| VxMON <sub>OV_ACC</sub> | V0MON OV threshold maximum accuracy                                 |    | -                 | 1   | %    |
| VxMON <sub>UV_ACC</sub> | V0MON UV threshold maximum accuracy                                 | -1 | -                 | 1   | %    |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 35. VxMON electrical characteristics...continued

 $T_A = -40$  °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol  | Parameter   | Min  | Тур   | Max  | Unit |
|---|---|------|-------|------|------|
| т   | VxMON overvoltage deglitch time (VxMON_OVDGLT_OTP = 0)                              | 20   | 25    | 30   | μs   |
| T <sub>OV_DGLT</sub>  | VxMON overvoltage deglitch time (VxMON_OVDGLT_OTP = 1)                              | 40   | 45    | 50   | μs   |
|   | VxMON undervoltage deglitch time (VxMON_UVDGLT_OTP[1:0] = 00)                       | 2.5  | 5     | 7.5  | μs   |
| -   | VxMON undervoltage deglitch time (VxMON_UVDGLT_OTP[1:0] = 01)                       | 10   | 15    | 20   | μs   |
| T <sub>UV_DGLT</sub>  | VxMON undervoltage deglitch time (VxMON_UVDGLT_OTP[1:0] = 10)                       | 20   | 25    | 30   | μs   |
| VxMON undervoltage deglitch time (VxMON_UVDGLT_OTP[1:0] = 11) |   | 35   | 40    | 45   | μs   |
| VxMON (x = 1, 3)  |   |      |       |      |      |
| VxMON <sub>RPD</sub>  | VxMON internal passive pulldown   | 100  | 250   | 400  | kΩ   |
| T <sub>OV_DGLT_START_UP</sub>                                 | V1MON OV deglitcher time when V1MON_OVTH_<br>OTP[3:0] is forced to 110 % at startup |      | 2     | 3    | μs   |
| V0MON   |   |      |       |      |      |
| V0MON <sub>RPD</sub>  | V0MON <sub>RPD</sub> V0MON internal passive pulldown                                |      | 2     | 5    | ΜΩ   |
| V1UVLP  |   |      |       |      |      |
| V1UVLP  | V1_UVLP detection threshold (V1UVLP_TH_OTP=1)                                       | 3.0  | 3.065 | 3.13 | V    |
| VIOVLP  | V1_UVLP detection threshold (V1UVLP_TH_OTP=0)                                       |      | 1.8   | 1.83 | V    |
| T <sub>V1UVLP_FILT</sub>                                      | V1_UVLP filtering time  | 0.26 | 2     | 6    | us   |

# 19.4 External IC monitoring

To monitor another device (on top of the microcontroller) in the application, the HVIO1 pin can be configured as a digital input. This external IC monitoring feature is enabled by OTP. As soon as this feature is activated, the HVIO1 pin is used to monitor an external IC.

This monitoring is active in Normal mode. A transition detected at HVIO1 pin indicates an error from the external IC

During the initialization phase of the FS24, various parameters can be configured if an external IC must be monitored in the application:

- Polarity of the fault signal, configurable with ERRMON\_FLT\_POLARITY bit during the initialization phase
- · Desired reaction on RSTB and LIMP0
- Time allowed to the microcontroller for receiving error acknowledgment

When an error is detected, the microcontroller should acknowledge the FS24 device. If the acknowledgment is not received by the FS24 within the predefined time, the FS24 asserts LIMP0 and/or RSTB pin as defined during the initialization phase.

The following tables, <u>Table 36</u>, <u>Table 37</u>, <u>Table 38</u>, <u>Table 39</u>, <u>Table 40</u>, <u>Table 41</u>, depict the different SPI bits used by this external IC monitoring function:

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 36. Signal polarity to detect an error on HVIO1 pin

| ERRMON_FLT_POLARITY | Condition to detect a fault |  |
|---------------------|-----------------------------|--|
| 0 (default)         | High to low level           |  |
| 1                   | Low to high level           |  |

# Table 37. Reaction when an error is detected HVIO1 pin

| ERRMON_FS_REACTION | Reaction                                  |  |
|--------------------|---|--|
| 0                  | Error on HVIO1 pin asserts LIMP0 only     |  |
| 1 (default)        | Error on HVIO1 pin asserts LIMP0 and RSTB |  |

# Table 38. Allowed time before receiving microcontroller acknowledge when an external IC error is detected

| ERRMON_ACK_TIME[1:0] | Time allowed for acknowledgment |
|----------------------|---------------------------------|
| 00                   | 0 ms                            |
| 01 (default)         | 2 ms                            |
| 10                   | 4 ms                            |
| 11                   | 8 ms                            |

# Table 39. Error flag for external IC monitoring

| ERRMON | Error flag on HVIO1  |  |
|--------|--|--|
| 0      | No error detected by FS24  |  |
| 1      | Error detected. FS24 is waiting for an acknowledgment within the allowed time. |  |

# Table 40. Acknowledgment from MCU register

| ERRMON_ACK | Error flag on HVIO1                        |  |
|------------|--|--|
| 0          | No error reported by MCU                   |  |
| 1          | Error detected and reported to FS24 by MCU |  |

The acknowledgment by the MCU is done through SPI communication according to Figure 41:

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver




Table 41. External IC monitoring electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. V<sub>SUP</sub> = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                     | Description                        | Min            | Тур | Max            | Unit |
|----------------------------|------------------------------------|----------------|-----|----------------|------|
| Electrical characteristic  | cs                                 |                |     |                |      |
| V <sub>IH_ERRMON</sub>     | High-level input voltage threshold | 0.7 x<br>VDDIO | _   | _              | V    |
| $V_{IL\_ERRMON}$           | Low-level input voltage threshold  | _              | _   | 0.3 x<br>VDDIO | V    |
| V <sub>IN_HYS_ERRMON</sub> | Threshold hysteresis               | 100            | _   | _              | mV   |
| t <sub>ERRMON_ERR</sub>    | Filtering time                     | 4              | 6   | 8              | μs   |
| terrmon_ack_acc            | Acknowledgment counter accuracy    | -10            | _   | 10             | %    |
| R <sub>PD_ERRMON</sub>     | ERRMON pulldown resistor value     | 200            | 400 | 800            | kΩ   |

# 19.5 Fault management

#### 19.5.1 Fault error counter

The FS24 integrates a configurable fault error counter, which is counting the number of faults related to the device and also caused by external events. The fault error counter starts at 1 after a POR or resuming from LPON or LPOFF. The final value of the fault error counter is used to transition in fail-safe state (all safety pins asserted). The maximum value of this counter is configurable with the FLT\_ERR\_LIMIT[1:0] bits during the INIT phase.

Table 42. Fault error counter configuration


| FLT_ERR_LIMIT[1:0] | Fault error counter max value configuration | Fault error counter intermediate value |  |
|--------------------|---|--|--|
| 00                 | 2   | 1                                      |  |
| 01 (default)       | 6   | 3                                      |  |
| 10                 | 8   | 4                                      |  |
| 11                 | 12 6  |  |  |
| Reset condition    | POR   |  |  |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

The fault error counter has two output values: intermediate and final. The intermediate value can be used to force LIMP0 activation or generate a RSTB pulse according to the FLT\_MID\_RSTB/LIMP0\_IMPACT bits configuration (INIT phase).

Table 43. Fault error counter fail-safe impact

| FLT_MID_RSTB/LIMP0_IMPACT | Intermediate value impact on RSTB/LIMP0 |
|---------------------------|---|
| 0                         | No effect on the pin                    |
| 1 (default)               | The pin RSTB/LIMP0 is asserted          |
| Reset condition           | POR                                     |



#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



#### 19.5.2 Fault source and reaction

In normal operation when LIMP0 and RSTB are released, the fault-error counter is incremented when a fault is detected by the FS24 state machine. <u>Table 44</u> lists all the faults and their impact on RSTB and LIMP0 pins according to the device configuration. The faults that are configured to not assert RSTB and LIMP0 will not increment the fault-error counter. In that case, only the flags are available for MCU diagnostic. The fault-error counter is incremented by 1, each time the RSTB and/or LIMP0 pin is asserted.

In Orange, the reaction is not configurable.

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

In Green, the reaction is configurable by OTP and SPI for RSTB and by SPI for LIMP0 in INIT mode.

Table 44. Application related fail-safe fault list and reaction

| Mode                      | Fault Source                          | Fault error counter | RSTB assertion                | LIMP0 assertion           |
|---------------------------|---------------------------------------|---------------------|-------------------------------|---------------------------|
| Slot 0 to<br>Normal state | VxTSD & CONF_TSD_Vx_OTP               | Max                 | Yes <sup>[1]</sup>            | Yes <sup>[1]</sup>        |
|                           | VxMON_OV & CONF_OV_Vx_OTP             | Max                 | Yes <sup>[1]</sup>            | Yes <sup>[1]</sup>        |
|                           | VxMON OV & !CONF_OV_Vx_OTP            | +1                  | VxMON_OV_<br>RSTB_IMPACT      | VxMON_OV_<br>LIMP0_IMPACT |
|                           | VxMON UV                              | +1                  | VxMON_UV_<br>RSTB_IMPACT      | VxMON_UV_<br>LIMP0_IMPACT |
|                           | First fault & FIRST_FAULT_EN_OTP      | Max                 | Yes <sup>[1]</sup>            | Yes <sup>[1]</sup>        |
|                           | FLT_ERR_CNT = MID VALUE               | No change           | FLT_MID_RSTB_IMPACT           | FLT_MID_LIMP0_IMPACT      |
|                           | WD_ERR_CNT = WD_ERR_LIMIT             | +1                  | WD_RSTB_IMPACT                | WD_LIMP0_IMPACT           |
|                           | ERRMON                                | +1                  | ERRMON_FS_REACTION            | ERRMON_FS_REACTION        |
|                           | RSTB request by MCU                   | No change           | Yes                           | No                        |
|                           | WD reset by MCU (WD_RSTB_REQ)         | No change           | No                            | No                        |
|                           | LIMP0 request by MCU                  | No change           | No                            | Yes                       |
|                           | External reset (out of extended RSTB) | +1                  | No                            | No                        |
|                           | RSTB short to high                    | No change           | No                            | Yes                       |
|                           | LIMP0 short to high                   | Max                 | Yes <sup>[1]</sup>            | Yes <sup>[1]</sup>        |
|                           | RSTB short 8 s                        | Max                 | Yes <sup>[1]</sup>            | Yes <sup>[1]</sup>        |
|                           | INIT_CRC_NOK                          | +1                  | No                            | INIT_CRC_LIMP0_ IMPACT    |
|                           | 1MHz_STUCK_AT                         | N/A                 | Yes                           | Yes                       |
| LPON state                | V1_UVLP                               | Clear at 1          | Yes <sup>[1]</sup>            | Yes <sup>[1]</sup>        |
|                           | WD_ERR_CNT = WD_ERR_LIMIT             | Clear at 1          | WD_RSTB_IMPACT                | WD_LIMP0_IMPACT           |
|                           | No Fault (default)                    | Clear at 1          | No                            | No                        |
| LPOFF state               | No Fault (default)                    | Clear at 1          | Yes by default <sup>[2]</sup> | No                        |
| Fail-safe state           | State Machine in fail-safe (default)  | Clear at 1          | Yes by default <sup>[2]</sup> | Yes by default [2]        |

<sup>[1]</sup> By cascading effect, the fault error counter reaches its maximum value, which leads to the assertion low of RSTB and LIMP0, because the FS2400 is transitioning to Fail-safe state.

#### 19.5.3 Fail-safe mode

FS24 enters in Fail-safe (FS) mode when:

- The fault error counter reaches its maximum value (not configurable)
- · VBOS UV is detected
- RSTB is asserted low for 8 s (if enabled by OTP)
- VxOV is detected (if configured by OTP)
- VxTSD is detected (if configured by OTP)
- V1UVLP is detected in LPON mode or during transition from LPON mode to Normal mode
- When the first fault is detected (if configured by OTP)

In Fail-safe mode, all the regulators are turned OFF, the high-power analog circuitry is disabled, the 20 MHz oscillator is disabled, the OV/UV monitoring are masked and FS EVT bit is set to 1.

The fault error counter is reset to 1 and disabled.

The device exits the fail-safe state after T<sub>FS\_DUR</sub> time. If FS\_LPOFF\_OTP bit is set to 1, the device exits FS state and goes to LPOFF. Otherwise it goes back to power-up sequence.

FS2400

<sup>[2]</sup> By default (when no fault), RSTB is asserted in LPOFF mode. In the Fail-safe state, RSTB and LIMP0 are asserted.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 45. Fail-safe state electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol              | Parameter  | Min       | Тур      | Max        | Unit    |  |  |  |
|---------------------|--|-----------|----------|------------|---------|--|--|--|
| Fail-safe           |  |           |          |            |         |  |  |  |
| T <sub>FS_DUR</sub> | Fail-safe state duration  • FS_DUR_CFG_OTP = 0  • FS_DUR_CFG_OTP = 1 | 90<br>3.6 | 100<br>4 | 110<br>4.4 | ms<br>s |  |  |  |

#### 19.6 RSTB, LIMP0


Two safety output pins, RSTB and LIMP0, are implemented in order to guarantee the safe state of the system. All of those safety outputs are active low.

RSTB is activated during power up and can only be released when the device is in Normal mode. LIMP0 is released at startup and is only asserted when a fault occurs.

The two pins are managed independently in parallel of the main-state machine.

#### 19.6.1 RSTB

RSTB is an open-drain output that can be connected in the application to the reset of the MCU. RSTB requires an external pullup resistor to VDDIO. An internal pulldown RSTB<sub>RPD</sub> ensures RSTB low level in case of POR. Redundant supplies of RSTB driver ensures that the pin will be driven low when VSUP is lost. When RSTB is stuck low for more than RSTB<sub>T8S</sub>, the device transitions in Fail-safe mode. RSTB assertion depends on the device configuration during INIT phase. The configurations can be preselected by OTP. RSTB can also be asserted at MCU request by SPI, to check the correct HW connection.



A 1 ms or 10 ms delay is added before RSTB is released, depending on RSTB\_DUR bit (preselectable by OTP) to accommodate specific MCU requirement asking for voltage supply stabilization before RSTB is released.

Table 46. RSTB electrical characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| • •                       | •                                     |     | •   | •   |      |
|---------------------------|---------------------------------------|-----|-----|-----|------|
| Symbol                    | Parameter                             | Min | Тур | Max | Unit |
| Static electrical charact | teristics                             |     |     |     |      |
| RSTB <sub>VIL</sub>       | Low-level Input voltage               | -   | -   | 0.7 | V    |
| RSTB <sub>VIH</sub>       | High-level Input voltage              | 1.5 | -   | -   | V    |
| RSTB <sub>VOL</sub>       | Low-level output voltage (I = 2.0 mA) | -   | -   | 0.4 | V    |
| RSTB <sub>RPD</sub>       | Internal pulldown resistor            | 0.9 | 2   | 4   | ΜΩ   |

FS2400 All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 46. RSTB electrical characteristics...continued

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.


| Symbol                   | Parameter   | Min | Тур | Max | Unit |
|--------------------------|---|-----|-----|-----|------|
| RSTB <sub>ILIM</sub>     | Current limitation  | 4   | -   | 22  | mA   |
| Dynamic electrical c     | haracteristics  | •   |     |     |      |
| RSTB <sub>TFB</sub>      | Feedback filtering time   | 8   | 10  | 15  | us   |
| RSTB <sub>TSC</sub>      | Short- to high-detection timer  | 500 | 650 | 800 | us   |
| RSTB <sub>TLG</sub>      | Long pulse (configurable with RSTB_DUR bit)   | 9   | -   | 11  | ms   |
| RSTB <sub>TST</sub>      | Short pulse (configurable with RSTB_DUR bit)  | 0.9 | -   | 1.1 | ms   |
| RSTB <sub>T8S</sub>      | 8 second timer  | 7   | 8   | 9   | s    |
| RSTB <sub>TFALL</sub>    | Fall time (pullup to VDDIO = 5 V, 1 nF output capacitor)                                | -   | -   | 8   | us   |
| RSTB <sub>TRELEASE</sub> | Time to release RSTB from POR or LPOFF - with all slots used - with RSTB_DUR = 1 (1 ms) | -   | 4   | 6   | ms   |
| External component       | s   |     |     |     | _    |
| RSTB <sub>RPU</sub>      | External pullup resistor to VDDIO (nominal)   | -   | 5.1 | -   | kΩ   |
| RSTB <sub>COUT</sub>     | External filtering capacitor (optional depending on the EMC requirements)               |     | 1   | -   | nF   |

#### 19.6.2 LIMP0 as a safety output

LIMP0 is an open-drain output that can be used to transition the system in safe state. It is released high by default. It is asserted low in case of fault and depending on the fault impact configuration. In Low-power modes (LPON and LPOFF), LIMP0 works as it does in Normal mode.

LIMP0 requires an external pullup resistor to VSUP or VDDIO, a 10 nF filtering capacitor to GND for immunity when LIMP0 is a local pin, and an additional RC network when LIMP0 is a global pin to be robust against ESD GUN and ISO 7637 transient pulses. A weak internal pulldown RPD ensures LIMP0 low level in case of pin lift. An internal pulldown RPD\_STUP ensures LIMP0 is released at startup

LIMP0 assertion depends on the device configuration during INIT phase. LIMP0 can also be asserted at MCU request by SPI, to check the correct HW connection.



#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 47. LIMP0 electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                 | Parameter   | Min | Тур | Max | Unit |
|------------------------|---|-----|-----|-----|------|
| Static electrical c    | haracteristics  | '   |     |     |      |
| LIMP0 <sub>VIL</sub>   | Low-level Input voltage LIMP0 TH SEL = 0                        | _   | _   | 0.7 | V    |
| • • •                  | LIMPO_TH_SEL = 1  | -   | -   | 2   |      |
|                        | High-level Input voltage  |     |     |     |      |
| LIMP0 <sub>VIH</sub>   | LIMP0_TH_SEL = 0  | 1.5 | -   | -   | V    |
|                        | LIMP0_TH_SEL = 1  | 3   | -   | -   |      |
| LIMP0 <sub>VOL</sub>   | Low-level output voltage (I = 2.0 mA)                           | -   | -   | 0.4 | V    |
| LIMP0 <sub>RPD</sub>   | Internal pulldown resistor                                      | 1   | 2   | 4   | ΜΩ   |
| LIMP0 <sub>ILIM</sub>  | Current limitation  | 4   | -   | 22  | mA   |
| Dynamic electrica      | al characteristics  | '   |     |     |      |
| LIMP0 <sub>TFB</sub>   | Feedback filtering time   | 8   | 10  | 15  | μs   |
| LIMP0 <sub>TSC</sub>   | Short- to high-detection timer                                  | 500 | 650 | 800 | μs   |
| LIMP0 <sub>TFALL</sub> | Fall time (pullup to VSUP = 14 V, 10 nF output capacitor)       | -   | -   | 25  | μs   |
| External compon        | ents  |     |     |     |      |
| LIMPO                  | External pullup resistor to VDDIO (nominal)                     | -   | 5.1 | -   | kΩ   |
| LIMP0 <sub>RPU</sub>   | External pullup resistor to VSUP (nominal)                      | -   | 10  | -   | kΩ   |
| LIMP0 <sub>RSER</sub>  | External serial resistor (optional, 0805 package size)          | -   | 5.1 | -   | kΩ   |
| LIMP0 <sub>COUT1</sub> | External output capacitor (close to the pin)                    | -   | 10  | -   | nF   |
| LIMP0 <sub>COUT2</sub> | External output capacitor (optional, after the serial resistor) | -   | 22  | -   | nF   |

#### 19.6.3 LIMP0 as a safety output release

When the fail-safe output LIMP0 is asserted low by the device because a fault, some conditions must be validated before allowing the LIMP0 pin to be released by the device. These conditions are:

- · No fault affecting LIMP0 reported
- Fault error counter = 0
- · Device in Normal mode
- · Device not in INIT mode
- FS\_LIMP0\_REL register filled with the correct value, depending on current WD\_TOKEN[15:0], (WD\_TOKEN[15:8] with LSB and MSB inverted, then complemented)

#### 19.6.4 LIMP0 as a GPO

When LIMP0 is not used as a safety output, it can be used as a general purpose output (GPO). To use LIMP0 as a GPO, LIMP0\_EN\_OTP bit must be set to 0 and the MCU must configure LIMP0\_GPO = 1 during INIT phase. The pin is set to low level by setting the LIMP0\_REQ bit and set to high level (biased by the external pull up) by setting the LIMP0\_REL bit.

#### 19.7 Analog built-in self-test (ABIST)

The FS24 provides an analog built-in self-test (ABIST) to verify the correct functionality of the voltage monitoring functions. The ABIST is executed on demand, after an SPI request from the MCU. ABIST can only be launched from Normal mode.

FS2400

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

ABIST can be launched for all the voltage monitoring channels at the same time (via LAUNCH\_ABIST bit), or individually (via ABIST\_Vxxxx individual bits). An individual diagnostic bit is available for each channel once the ABIST is done (ABIST\_DONE = 1). A CLEAR\_ABIST bit is available to clear the diagnostic flags before launching the next ABIST. The flags have no impact on the safety pins.

If one of the concerned monitored voltage is out of range (OV or UV), the ABIST on demand command is ignored. While the ABIST is running, the other monitoring functions are kept available.

Table 48. ABIST electrical characteristics

T<sub>A</sub> = −40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol             | Parameter                                 | Min | Тур | Max | Unit |
|--------------------|---|-----|-----|-----|------|
| ABIST              |   |     |     |     |      |
| T <sub>ABIST</sub> | ABIST duration for one monitoring channel | -   | -   | 20  | μs   |

#### 19.8 Cyclic CRC check

The FS24 provides an 8-bit cyclic CRC check to verify the integrity of the INIT registers (FS\_I\_xxxx) containing the safety configuration information (configurable in INIT mode only). This mechanism allows for the detection of a misconfiguration from the MCU or a bit flip in the INIT registers.

The 8-bit CRC is computed on the result of the concatenation of the following register bits:

- FS I OVUV CFG1[15:0]
- FS\_I\_OVUV\_CFG2[15:0]
- FS I ERRMON LIMPO CFG[15:0]
- FS I FSSM CFG[15:4]
- FS I WD CFG[15:7]

The calculation to apply on the result of the concatenation is the same as the SPI CRC, using x^8+x^4+x^3+x^2+1 polynomial. The MCU must write the obtained CRC in the FS\_CRC register before closing the INIT phase, after the modification of the INIT registers.

Once the INIT phase is closed and the device is in Normal mode, the cyclic CRC check is launched automatically each 5 ms ( $T_{CRC}$ ) (<FTTI).

Each 5 ms, the device logic recalculates the CRC and compares it to the value stored in FS\_CRC register. If a mismatch is reported, the INIT\_CRC\_NOK\_I bit is set and LIMP0 is asserted depending on its impact configuration (INIT\_CRC\_LIMP0\_IMPACT).

Table 49. Cyclic CRC check characteristics

T<sub>A</sub> = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. All voltages referenced to ground.

| Symbol           | Parameter                 | Min  | Тур | Max  | Unit |
|------------------|---------------------------|------|-----|------|------|
| Cyclic CRC check |                           |      |     |      |      |
| T <sub>CRC</sub> | CRC check timing interval | 4.75 | 5   | 5.25 | ms   |

#### 19.9 Clock monitoring

The 1 MHz clock is monitored for stuck-at faults in Normal mode. In case a stuck-at is detected, the two safety pins RSTB and LIMP0 are asserted.

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

### 20 MCU communication

The FS24 provides SPI interface for device configuration, control and diagnostic, in Normal and LPON modes.

#### 20.1 SPI communication

The FS24 provides a 32-bit SPI interface with the following arrangement:

Primary output secondary in bits (MOSI):

- · Bits 31 to 25: register address
- Bit 24: read/write (For reading Bit 24 = '0'; For writing Bit 24 = '1')
- · Bits 23 to 8: control bits
- Bits 7 to 0: cyclic redundant check (CRC)

Primary input secondary out bits (MISO):

- · Bits 31 to 24: general device status
- · Bits 23 to 8: device internal control register content
- Bits 7 to 0: cyclic redundant check (CRC)

The digital SPI pins (CSB, SCLK, MOSI, MISO) are referenced to VDDIO.

The MCU is driving MOSI. FS24 is driving MISO. The MISO data is latched at the SCLK rising edge and MOSI data is latched at the SCLK falling edge. MSB is sent first. In write command, MISO [31:24] bits are the general status flags, [23:8] bits are all 0 and MISO [7:0] is the CRC of the message sent by the FS24. In read command, MOSI [23:8] bits are all 0 and MOSI [7:0] is the CRC of the message sent by the MCU. Table 50 and Table 51 describe SPI communication protocol for writing data into the FS24 or reading data from the FS24.

Table 50. SPI write command message construction

|      | B31                        | B30  | B29  | B28      | B27      | B26             | B25   | B24 | B23              | B22 | B21       | B20        | B19     | B18 | B17 | B16 |
|------|----------------------------|------|------|----------|----------|-----------------|-------|-----|------------------|-----|-----------|------------|---------|-----|-----|-----|
| MOSI | Register address [6:0] R/W |      |      |          |          |                 | R/W   |     |                  |     | Write dat | ta [15:8]  |         |     |     |     |
| MISO | 0                          | WD_G | PHYG | WUG      | IOG      | COMG            | VSUPG | VXG | Read data [15:8] |     |           |            |         |     |     |     |
|      | B15                        | B14  | B13  | B12      | B11      | B10             | В9    | B8  | B7               | В6  | B5        | B4         | В3      | B2  | B1  | В0  |
| MOSI |                            |      |      | Write da | ta [7:0] | [7:0] CRC [7:0] |       |     |                  |     |           |            |         |     |     |     |
| MISO | Read data [7:0]            |      |      |          |          |                 |       |     |                  |     | CI        | RC [7:0] - | respons | е   |     |     |

Table 51. SPI read command message construction

|      | B31             | B30  | B29     | B28       | B27     | B26  | B25   | B24 | B23              | B22 | B21 | B20        | B19     | B18 | B17 | B16 |
|------|-----------------|------|---------|-----------|---------|------|-------|-----|------------------|-----|-----|------------|---------|-----|-----|-----|
| MOSI |                 |      | Registe | er addres | s [6:0] |      |       | R/W | 0x00             |     |     |            |         |     |     |     |
| MISO | 0               | WD_G | PHYG    | WUG       | IOG     | COMG | VSUPG | VXG | Read data [15:8] |     |     |            |         |     |     |     |
|      | B15             | B14  | B13     | B12       | B11     | B10  | В9    | B8  | B7               | В6  | B5  | B4         | В3      | B2  | B1  | В0  |
| MOSI | 0x00 CRC [7:0]  |      |         |           |         |      |       |     |                  |     |     |            |         |     |     |     |
| MISO | Read data [7:0] |      |         |           |         |      |       |     |                  |     | CI  | RC [7:0] - | respons | е   |     |     |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 52. MISO general device status bits descriptions


| Bit | Symbol | Description  |
|-----|--------|--|
| 31  | /      | 0  |
|     |        | Report a safety related error WD_G = WD_NOK_I  |
| 30  | WD G   | 0 No error   |
| 30  | WD_G   | 1 Watchdog refresh error reported  |
|     |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: CAN_TSD_I or CAN_TXD_TO_I  |
|     |        | 0 No error   |
| 29  | PHYG   | 1 CAN error reported   |
|     |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: CAN_TSD_I or CAN_TXD_TO_I  |
|     |        | Interrupt notification from M_IOWU_FLG or M_WU1_FLG registers  |
|     |        | 0 No event reported in M_IOWU_FLG or M_WU1_FLG registers   |
| 28  | WUG    | 1 An interrupt or flag is present in M_IOWU_FLG or M_WU1_FLG registers   |
|     |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: WK2_WU_I, WK3_WU_I, HVIO1_WU_I CAN_WU_I, LDT_WU_I, INT_TO_WU, WD_OFL_WU, V1_UVLP_WU, GO2NORMAL_WU, EXT_RSTB_WU |
|     |        | Interrupt notification from M_IO_TIMER_G register  |
|     |        | 0 No event reported in M_IO_TIMER_G register   |
| 27  | IOG    | 1 An interrupt or flag is present in M_IO_TIMER_G register   |
|     |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: WK3_I, WK2_I, HVIO1_I, LDT_I   |
|     |        | Interrupt notification from M_VSUP_COM_FLG register  |
|     |        | 0 No event reported into M_VSUP_COM_FLG register   |
| 26  | COMG   | 1 An interrupt or flag is present in the M_VSUP_COM_FLG register   |
|     |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: SPI_REQ_I, SPI_CLK_I, SPI_CRC_I  |
|     |        | Interrupt notification from M_VSUP_COM_FLG register  |
|     |        | 0 No event reported into M_VSUP_COM_FLG register   |
| 25  | VSUPG  | 1 An interrupt or flag is present in the M_VSUP_COM_FLG register   |
|     |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: VSUPUV_4P7_I, VSUPUV_5P7_I, VSUPOV_I   |
|     |        | Interrupt notification from M_REG_FLG register   |
|     |        | 0 No event reported into M_REG_FLG register  |
| 24  | VxG    | 1 An interrupt or flag is present in the M_REG_FLG register  |
| -·  |        | Reset on POR, cleared when all individual bits are cleared   |
|     |        | Flags reported: V0UV_I, V0OV_I, V1OC_I, V1UV_I, V1OV_I, V1TSD_I, V1TWARN_I, V3OC_I, V3UV_I, V3OV_I, V3TSD_I                    |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

#### 20.1.1 Cyclic redundancy check

An 8-bit CRC is required for each write and read SPI command. Computation of a cyclic-redundancy check is derived from the mathematics of polynomial division, modulo two. The CRC polynomial used is  $x^8+x^4+x^3+x^2+1$  (identified by 0x1D) with a seed value of hexadecimal '0xFF'.

Figure 46 is an example of CRC encoding HW implementation:



The effect of CRC encoding procedure is shown in <u>Table 53</u>. The seed value is appended into the most significant bits of the shift register.

Table 53. Data preparation for CRC encoding

| Seed | Register address | Read/Write | Data_MSB    | Data_LSB   |
|------|------------------|------------|-------------|------------|
| 0xFF | Bits[31:25]      | Bit[24]    | Bits[23:16] | Bits[15:8] |

Table 54. Data preparation for CRC encoding

| Seed | padded with the message to encode | padded with 8 zeros |
|------|-----------------------------------|---------------------|
|      |                                   |                     |

- 1. Using a serial CRC calculation method, the transmitter rotates the seed and data into the least significant bits of the shift register.
- 2. During the serial CRC calculation, the seed and the data bits are XOR compared with the polynomial data bits. When the MSB is logic 1, the comparison result is loaded in the register, otherwise the data bits are simply shifted.

**Note:** The 32-bits message to be processed must have the bits corresponding to the CRC byte all equal to zero (00000000).

3. Once the CRC is calculated, it replaces the CRC byte initially set to all zeros and is transmitted. Use the following steps for CRC decoding:

#### Procedure for CRC decoding

- 1. The seed value is loaded into the most significant bits of the receive register.
- 2. Using a serial CRC calculation method, the receiver rotates the received message and CRC into the least significant bits of the shift register in the order received (MSB first).
- 3. When the calculation on the last bit of the CRC is rotated into the shift register, the shift register contains the CRC check result.
- If the shift register contains all zeros, the CRC is correct.
- If the shift register contains a value other than zero, the CRC is incorrect.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver


#### 20.1.2 Electrical characteristics

#### Table 55. SPI electrical characteristics

 $T_A$  = -40 °C to 115 °C, unless otherwise specified. VSUP = 5.5 V to 40 V, unless otherwise specified. VDDIO = 1.8 V to 5 V, unless otherwise specified. All voltages referenced to ground.

| Symbol                    | Description  | Min            | Тур | Max            | Unit |
|---------------------------|--|----------------|-----|----------------|------|
| Interface I/O inpu        | ut supply  | <u>'</u>       |     |                |      |
| $V_{DDIO}$                | VDDIO supply voltage range   | 1.8            | -   | 5.5            | V    |
| Static electrical         | characteristics  |                |     |                |      |
| SPI <sub>VIL</sub>        | CSB, SCLK, MOSI Low-level input voltage  | -              | -   | 0.3 x<br>VDDIO | V    |
| SPI <sub>VIH</sub>        | CSB, SCLK, MOSI High-level input voltage   | 0.7 x<br>VDDIO | -   | -              | V    |
| SPI <sub>HYST</sub>       | CSB, SCLK, MOSI input voltage hysteresis   | 0.1            | -   | 0.6            | V    |
| SCLK <sub>PULL-Down</sub> | SCLK internal pulldown   | 90             | 200 | 400            | kΩ   |
| MISO <sub>VOH</sub>       | MISO High-output voltage (I = 2.0 mA)  | VDDIO<br>- 0.4 | -   | -              | V    |
| MISO <sub>VOL</sub>       | MISO Low-output voltage (I = 2.0 mA)   | -              | -   | 0.4            | V    |
| I <sub>MISO</sub>         | 3-state leakage current (VDDIO = 5 V)  | -5.0           | -   | 5.0            | μA   |
| SPI <sub>PULL-up</sub>    | CSB, MOSI internal pullup (pullup to VDDIO)  | 90             | 200 | 400            | kΩ   |
| Dynamic electric          | al characteristics   |                |     |                |      |
| F <sub>SPI</sub>          | SPI operation frequency (50 % DC)  | 0.5            | -   | 4              | MHz  |
| t <sub>CLH</sub>          | Minimum time SCLK = HIGH   | 125            | -   | -              | ns   |
| t <sub>CLL</sub>          | Minimum time SCLK = LOW  | 125            | -   | -              | ns   |
| t <sub>PCLD</sub>         | Propagation delay (SCLK to data at 10 % of MISO rising edge),<br>Cout = 100 pF max | -              | -   | 50             | ns   |
| t <sub>CSDV</sub>         | CSB = low to data at MISO active   | -              | -   | 100            | ns   |
| t <sub>SCLCH</sub>        | SCLK low before CSB low (setup time SCLK to CSB change H/L)                        | 125            | -   | -              | ns   |
| t <sub>HCLCL</sub>        | SCLK change L/H after CSB = low  | 125            | -   | -              | ns   |
| t <sub>SCLD</sub>         | MOSI input setup time (SCLK change H/L after MOSI data valid)                      | 100            | -   | -              | ns   |
| t <sub>HCLD</sub>         | MOSI input hold time (MOSI data hold after SCLK change H/L)                        | 50             | -   | -              | ns   |
| t <sub>SCLCL</sub>        | SCLK low before CSB high   | 125            | -   | -              | ns   |
| t <sub>HCLCH</sub>        | SCLK high after CSB high   | 125            | -   | -              | ns   |
| t <sub>PCHD</sub>         | CSB L/H to MISO at high-impedance  | -              | -   | 100            | ns   |
| t <sub>ONCSB</sub>        | CSB min. high time between two frames  | 5              | -   | -              | μs   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver



## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 21 Register mapping

Table 56. Main register mapping

| Register       | #        |       |       |       | Address |       |       |       | R/W SPI Read/Write |             | Reference     |
|----------------|----------|-------|-------|-------|---------|-------|-------|-------|--------------------|-------------|---------------|
|                | (Hex)    | Adr_6 | Adr_5 | Adr_4 | Adr_3   | Adr_2 | Adr_1 | Adr_0 |                    | 11000/11110 |               |
| M_DEV_CFG      | 00       | 0     | 0     | 0     | 0       | 0     | 0     | 0     | 0                  | Read only   | Section 22.1  |
| M_DEV_PROG_ID  | 01       | 0     | 0     | 0     | 0       | 0     | 0     | 1     | 0                  | Read only   | Section 22.2  |
| M_GEN_FLAG     | 02       | 0     | 0     | 0     | 0       | 0     | 1     | 0     | 0                  | Read only   | Section 22.3  |
| M_STATUS       | 03       | 0     | 0     | 0     | 0       | 0     | 1     | 1     | 0                  | Read only   | Section 22.4  |
| Reserved       | 04       | 0     | 0     | 0     | 0       | 1     | 0     | 0     | -                  | Reserved    |               |
| M_SYS_CFG      | 05       | 0     | 0     | 0     | 0       | 1     | 0     | 1     | 0/1                | Read/write  | Section 22.5  |
| M_SYS1_CFG     | 06       | 0     | 0     | 0     | 0       | 1     | 1     | 0     | 0/1                | Read/write  | Section 22.6  |
| M_REG_CTRL     | 07       | 0     | 0     | 0     | 0       | 1     | 1     | 1     | 0/1                | Read/write  | Section 22.7  |
| Reserved       | 08       | 0     | 0     | 0     | 1       | 0     | 0     | 0     | -                  | Reserved    |               |
| M_REG2_CTRL    | 09       | 0     | 0     | 0     | 1       | 0     | 0     | 1     | 0/1                | Read/write  | Section 22.8  |
| M_REG_FLG      | 0A       | 0     | 0     | 0     | 1       | 0     | 1     | 0     | 0/1                | Read/write  | Section 22.9  |
| M_REG_MSK      | 0B       | 0     | 0     | 0     | 1       | 0     | 1     | 1     | 0/1                | Read/write  | Section 22.10 |
| M_REG1_FLG     | 0C       | 0     | 0     | 0     | 1       | 1     | 0     | 0     | 0/1                | Read/write  | Section 22.11 |
| M_REG1_MSK     | 0D       | 0     | 0     | 0     | 1       | 1     | 0     | 1     | 0/1                | Read/write  | Section 22.12 |
| M_IO_CTRL      | 0E       | 0     | 0     | 0     | 1       | 1     | 1     | 0     | 0/1                | Read/write  | Section 22.13 |
| M_IO_TIMER_FLG | 0F       | 0     | 0     | 0     | 1       | 1     | 1     | 1     | 0/1                | Read/write  | Section 22.14 |
| M_IO_TIMER_MSK | 10       | 0     | 0     | 1     | 0       | 0     | 0     | 0     | 0/1                | Read/write  | Section 22.15 |
| M_VSUP_COM_FLG | 11       | 0     | 0     | 1     | 0       | 0     | 0     | 1     | 0/1                | Read/write  | Section 22.16 |
| M_VSUP_COM_MSK | 12       | 0     | 0     | 1     | 0       | 0     | 1     | 0     | 0/1                | Read/write  | Section 22.17 |
| /_IOWU_CFG     | 13       | 0     | 0     | 1     | 0       | 0     | 1     | 1     | 0/1                | Read/write  | Section 22.18 |
| <br>M_IOWU_EN  | 14       | 0     | 0     | 1     | 0       | 1     | 0     | 0     | 0/1                | Read/write  | Section 22.19 |
| <br>M_IOWU_FLG | 15       | 0     | 0     | 1     | 0       | 1     | 0     | 1     | 0/1                | Read/write  | Section 22.20 |
| <br>/_WU1_EN   | 16       | 0     | 0     | 1     | 0       | 1     | 1     | 0     | 0/1                | Read/write  | Section 22.21 |
| <br>M_WU1_FLG  | 17       | 0     | 0     | 1     | 0       | 1     | 1     | 1     | 0/1                | Read/write  | Section 22.22 |
| Reserved       | 18       | 0     | 0     | 1     | 1       | 0     | 0     | 0     | -                  | Reserved    |               |
| Reserved       | 19       | 0     | 0     | 1     | 1       | 0     | 0     | 1     | -                  | Reserved    |               |
| Reserved       | 1A       | 0     | 0     | 1     | 1       | 0     | 1     | 0     | -                  | Reserved    |               |
| Reserved       | 1B       | 0     | 0     | 1     | 1       | 0     | 1     | 1     | -                  | Reserved    |               |
| Reserved       | 1C       | 0     | 0     | 1     | 1       | 1     | 0     | 0     | -                  | Reserved    |               |
| Reserved       | 1D       | 0     | 0     | 1     | 1       | 1     | 0     | 1     | -                  | Reserved    |               |
| Reserved       | 1E       | 0     | 0     | 1     | 1       | 1     | 1     | 0     | -                  | Reserved    |               |
| Reserved       | 1F       | 0     | 0     | 1     | 1       | 1     | 1     | 1     | -                  | Reserved    |               |
| Reserved       | 20       | 0     | 1     | 0     | 0       | 0     | 0     | 0     | _                  | Reserved    |               |
| Reserved       | 21       | 0     | 1     | 0     | 0       | 0     | 0     | 1     | -                  | Reserved    |               |
| Reserved       | 22       | 0     | 1     | 0     | 0       | 0     | 1     | 0     | -                  | Reserved    |               |
| Reserved       | 23       | 0     | 1     | 0     | 0       | 0     | 1     | 1     | -                  | Reserved    |               |
| Reserved       | 24       | 0     | 1     | 0     | 0       | 1     | 0     | 0     | -                  | Reserved    |               |
| M_AMUX_CTRL    | 25       | 0     | 1     | 0     | 0       | 1     | 0     | 1     | 0/1                | Read/write  | Section 22.23 |
| M_LDT_CFG1     | 26       | 0     | 1     | 0     | 0       | 1     | 1     | 0     | 0/1                | Read/write  | Section 22.24 |
| M_LDT_CFG2     | 27       | 0     | 1     | 0     | 0       | 1     | 1     | 1     | 0/1                | Read/write  | Section 22.25 |
| M_LDT_CFG3     | 28       | 0     | 1     | 0     | 1       | 0     | 0     | 0     | 0/1                | Read/write  | Section 22.26 |
| M_LDT_CTRL     | 29       | 0     | 1     | 0     | 1       | 0     | 0     | 1     | 0/1                | Read/write  | Section 22.27 |
| / CAN          | 29<br>2A | 0     | 1     | 0     | 1       | 0     | 1     | 0     | 0/1                | Read/write  | Section 22.28 |
| Reserved       | 2A<br>2B | 0     | 1     | 0     | 1       | 0     | 1     | 1     | -                  | Reserved    | <u> </u>      |
|                | 2B<br>2C | 0     | 1     | 0     | 1       |       | 0     | 0     |                    |             | Section 22.29 |
| A_CAN_MSK      | _        |       |       |       |         | 1     |       |       | 0/1                | Read/write  |               |
| M_MEMORY0      | 2D       | 0     | 1     | 0     | 1       | 1     | 0     | 1     | 0/1                | Read/write  | Section 22.30 |
| M_MEMORY1      | 2E       | 0     | 1     | 0     | 1       | 1     | 1     | 0     | 0/1                | Read/Write  | Section 22.31 |
| /_HW_ID        | 2F       | 0     | 1     | 0     | 1       | 1     | 1     | 1     | 0/1                | Read/write  | Section 22.32 |

FS2400

All information provided in this document is subject to legal disclaimers.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 57. Safety-related register mapping

| Register                  | #     |       |       |       | Address |       |       |       | R/W | Read/write                             | Reference     |
|---------------------------|-------|-------|-------|-------|---------|-------|-------|-------|-----|--|---------------|
| Register                  | (Hex) | Adr_6 | Adr_5 | Adr_4 | Adr_3   | Adr_2 | Adr_1 | Adr_0 | SPI | Read/write                             | Reference     |
| FS_I_OVUV_CFG1            | 32    | 0     | 1     | 1     | 0       | 0     | 1     | 0     | 0/1 | Write during<br>INIT then<br>read only | Section 23.1  |
| FS_I_OVUV_CFG2            | 33    | 0     | 1     | 1     | 0       | 0     | 1     | 1     | 0/1 | Write during<br>INIT then<br>read only | Section 23.2  |
| Reserved                  | 34    | 0     | 1     | 1     | 0       | 1     | 0     | 0     | _   | Reserved                               |               |
| FS_I_ERRMON_LIMP0_<br>CFG | 35    | 0     | 1     | 1     | 0       | 1     | 0     | 1     | 0/1 | Write during<br>INIT then<br>read only | Section 23.3  |
| FS_I_FSSM_CFG             | 36    | 0     | 1     | 1     | 0       | 1     | 1     | 0     | 0/1 | Write during<br>INIT then<br>read only | Section 23.4  |
| FS_I_WD_CFG               | 37    | 0     | 1     | 1     | 0       | 1     | 1     | 1     | 0/1 | Write during<br>INIT then<br>read only | Section 23.5  |
| FS_WDW_CFG                | 38    | 0     | 1     | 1     | 1       | 0     | 0     | 0     | 0/1 | Read/write                             | Section 23.6  |
| FS_WD_TOKEN               | 39    | 0     | 1     | 1     | 1       | 0     | 0     | 1     | 0   | Read only                              | Section 23.7  |
| FS_WD_ANSWER              | 3A    | 0     | 1     | 1     | 1       | 0     | 1     | 0     | 0/1 | Read/write                             | Section 23.8  |
| Reserved                  | 3B    | 0     | 1     | 1     | 1       | 0     | 1     | 1     | _   | Reserved                               |               |
| FS_LIMP0_REL              | 3C    | 0     | 1     | 1     | 1       | 1     | 0     | 0     | 0/1 | Read/write                             | Section 23.9  |
| FS_ABIST                  | 3D    | 0     | 1     | 1     | 1       | 1     | 0     | 1     | 0/1 | Read/write                             | Section 23.10 |
| Reserved                  | 3E    | 0     | 1     | 1     | 1       | 1     | 1     | 0     | 6   | Reserved                               |               |
| FS_SAFETY_OUTPUTS         | 3F    | 0     | 1     | 1     | 1       | 1     | 1     | 1     | 0/1 | Read/write                             | Section 23.11 |
| FS_SAFETY_FLG             | 40    | 1     | 0     | 0     | 0       | 0     | 0     | 0     | 0/1 | Read/write                             | Section 23.12 |
| FS_CRC                    | 41    | 1     | 0     | 0     | 0       | 0     | 0     | 1     | 0/1 | Read/write                             | Section 23.13 |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22 Main register mapping

# 22.1 M\_DEV\_CFG

Table 58. M DEV CFG register bit allocation

| _     |    |          |          |    |          |          |   |   |
|-------|----|----------|----------|----|----------|----------|---|---|
| Bit   | 15 | 14       | 13       | 12 | 11       | 10       | 9 | 8 |
| Write | 0  | 0        | 0        | 0  | 0        | 0        | 0 | 0 |
| Read  | 0  | 0        | CAN_EN   | 0  | LDTIM_EN | 0        | 0 | 0 |
| Reset | 0  | 0        | OTP fuse | 0  | OTP fuse | 0        | 0 | 0 |
| Bit   | 7  | 6        | 5        | 4  | 3        | 2        | 1 | 0 |
| Write | 0  | 0        | _        | _  | _        | _        | _ | _ |
| Read  | 0  | ABIST_EN | 0        | 0  | LIMP0_EN | V0MON_EN | 0 | 0 |
| Reset | 0  | OTP fuse | 0        | 0  | OTP fuse | OTP fuse | 0 | 0 |

#### Go to main register map

Table 59. M\_DEV\_CFG register bit description

| Bit | Symbol      | Description                          |
|-----|-------------|--------------------------------------|
|     |             | Report the enable of VMON_EXT        |
| 2   | V0MON_EN    | 0 VMON_EXT is disabled               |
| 2   | VOIVION_LIN | 1 VMON_EXT is enabled                |
|     |             | OTP Fuse load                        |
|     |             | Report the enable of LIMP0           |
| 3   | LIMP0_EN    | 0 LIMP0 is disabled                  |
|     |             | 1 LIMP0 is enabled                   |
|     | ABIST_EN    | Report the enable of ABIST on demand |
| 6   |             | 0 ABIST on demand is disabled        |
|     |             | 1 ABIST on demand is enabled         |
|     |             | OTP Fuse load                        |
|     |             | Report the enable of LDT             |
| 11  | LDTIM_EN    | 0 LDT is disabled                    |
|     | LDTIM_EIN   | 1 LDT is enabled                     |
|     |             | OTP Fuse load                        |
|     |             | Report the enable of the CAN         |
| 13  | CAN_EN      | 0 The CAN is disabled                |
| 13  | CAN_EN      | 1 The CAN is enabled                 |
|     |             | OTP fuse load                        |

# 22.2 M\_DEV\_PROG\_ID

Table 60. M\_DEV\_PROG\_ID register bit allocation

|       |    |              |       |    |               |     | _     | - |
|-------|----|--------------|-------|----|---------------|-----|-------|---|
| Bit   | 15 | 14           | 13    | 12 | 11            | 10  | 9     | 8 |
| Write | 0  | 0            | 0     | 0  | 0             | 0   | 0     | 0 |
| Read  | F  | ULL_LAYER_RE | /     | М  | ETAL_LAYER_RE | 0   | 0     |   |
| Reset | 0  | 1            | 0     | 0  | 0             | 0   | 0     | 0 |
| Bit   | 7  | 6            | 5     | 4  | 3             | 2   | 1     | 0 |
| Write | 0  | 0            | 0     | 0  | 0             | 0   | 0     | 0 |
| Read  |    | PROG         | S_IDH |    |               | PRO | G_IDL |   |

FS2400

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 60. M\_DEV\_PROG\_ID register bit allocation...continued

| Reset |  | OTP fuse | OTP fuse | 7 |
|-------|--|----------|----------|---|

#### Go to main register map

#### Table 61. M\_DEV\_PROG\_ID register bit description

| Bit      | Symbol              | Description                                   |
|----------|---------------------|---|
|          |                     | Report the second digit of the OTP code (0-F) |
| 0 to 3   | PROG_IDL            | Program ID dependent                          |
|          |                     | OTP fuse load                                 |
|          |                     | Report the first digit of the OTP code (A-R)  |
| 4 to 7   | PROG_IDH            | Program ID dependent                          |
|          |                     | OTP fuse load                                 |
|          |                     | Report the Metal Mask revision                |
| 10 to 12 | METAL_<br>LAYER REV | 0000 Rev X.0 (default full layer revision)    |
|          |                     | N/A   |
|          |                     | Report the Full Layer Mask revision (X)       |
|          |                     | 0000 unused                                   |
| 13 to 15 | FULL_LAYER_REV      | 0001 Pass A silicon                           |
|          |                     | 0010 Pass B silicon                           |
|          |                     | N/A   |

# 22.3 M\_GEN\_FLAG

#### Table 62. M GEN FLAG register bit allocation

|       |    | -9.010 |      |     |     |      |       |     |
|-------|----|--------|------|-----|-----|------|-------|-----|
| Bit   | 15 | 14     | 13   | 12  | 11  | 10   | 9     | 8   |
| Write | 0  | 0      | 0    | 0   | 0   | 0    | 0     | 0   |
| Read  | 0  | 0      | 0    | 0   | 0   | 0    | 0     | 0   |
| Reset | 0  | 0      | 0    | 0   | 0   | 0    | 0     | 0   |
| Bit   | 7  | 6      | 5    | 4   | 3   | 2    | 1     | 0   |
| Write | 0  | 0      | 0    | 0   | 0   | 0    | 0     | 0   |
| Read  | 0  | WD_G   | PHYG | WUG | IOG | COMG | VSUPG | VxG |
| Reset | 0  | 0      | 0    | 0   | 0   | 0    | 0     | 0   |
|       |    |        |      |     |     |      |       |     |

#### Go to main register map

#### Table 63. M GEN FLAG register bit description

| Bit | Symbol | Description  |
|-----|--------|--|
|     |        | Report an event on a regulator VxG = V3OC_I or V3OV_I or V3UV_I or V3TSD_I or V1OC_I or V1OV_I or V1UV_I or V1TSD_I or V1TWARN_I or V0UV_I or V0OV_I |
| 0   | VxG    | 0 no event   |
|     |        | 1 Vx event occurred  |
|     |        | POR, cleared when all Vx flags are cleared   |
|     |        | Report a VSUP error VSUPG = VSUPUV_4P7_I or VSUPUV_5P7_lor VSUPOV_I  |
| 4   | VSUPG  | 0 no error   |
| 1   | VSUPG  | 1 VSUP error reported  |
|     |        | POR, cleared when all VSUP flags are cleared   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 63. M\_GEN\_FLAG register bit description...continued

| Bit | Symbol | Description  |
|-----|--------|--|
|     |        | Report an error on the communication (SPI) COMG = SPI_REQ_I or SPI_CLK_I   |
| 2   | COMG   | 0 no error   |
| 2   | COMG   | 1 Communication error reported   |
|     |        | POR, cleared when all COM flags are cleared  |
|     |        | Report an IO or LDT event IOTIMG = WK2_I or WK3_I or HVIO1_I or LDT_I  |
| 3   | IOG    | 0 no event   |
| 3   | 100    | 1 event occurred   |
|     |        | POR, cleared when all IO and LDT flags are cleared   |
|     |        | Report a wake-up event WUG = HVIO1_WU_I or WK2_WU_I or WK3_WU_I or CAN_WU_I or LDT_WU_I or INT_TO_WU or WD_OFL_WU or V1_UVLP_WU or GO2NORMAL_WU or EXT_RSTB_WU |
| 4   | WUG    | 0 no event   |
|     |        | 1 wake-up event occurred   |
|     |        | POR, cleared when all WU flags are cleared   |
|     |        | Report a Physical Layer error PHYG = CAN_TSD_I or CAN_TXD_TO_I   |
| 5   | PHYG   | 0 no error   |
| 5   | PHIG   | 1 CAN error reported   |
|     |        | POR, cleared when all CAN flags are cleared  |
|     |        | Report a safety related error WD_G = WD_NOK_I  |
| 6   | WD G   | 0 no error   |
| U   | WD_G   | 1 watchdog refresh error reported  |
|     |        | POR, cleared when all WD flags are cleared   |

# 22.4 M\_STATUS

Table 64. M STATUS register bit allocation

| Table 04. IVI_ | table 64. III_61A166 register bit anocation |        |          |        |         |       |   |      |
|----------------|---|--------|----------|--------|---------|-------|---|------|
| Bit            | 15  | 14     | 13       | 12     | 11      | 10    | 9 | 8    |
| Write          | 0   | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
| Read           | V1TWARN_S                                   | LPON_S | NORMAL_S | INIT_S | WK3_S   | WK2_S | 0 | 0    |
| Reset          | 0   | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
| Bit            | 7   | 6      | 5        | 4      | 3       | 2     | 1 | 0    |
| Write          | 0   | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
| Read           | HVIO1_S                                     | 0      | 0        | 0      | V1_MODE | V1_S  | 0 | V3_S |
| Reset          | 0   | 0      | 0        | 0      | 0       | 0     | 0 | 0    |
|                |   |        |          |        |         |       |   |      |

Table 65. M\_STATUS register bit description

| Bit | Symbol | Description                      |  |  |  |
|-----|--------|----------------------------------|--|--|--|
|     |        | Real-time status of V3 regulator |  |  |  |
| 0   | V3_S   | 0 V3 is disabled                 |  |  |  |
| U   | V3_3   | 1 V3 is enabled                  |  |  |  |
|     |        | Real-time information            |  |  |  |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 65. M\_STATUS register bit description...continued

| Bit | Symbol       | Description                               |
|-----|--------------|---|
|     |              | Real-time status of V1 regulator          |
| 2   | V1_S         | 0 V1 is disabled                          |
| 2   |              | 1 V1 is enabled                           |
|     |              | Real-time information                     |
|     |              | Real-time status of the HVBUCK mode       |
| 3   | V1_MODE      | 0 BUCK is in PWM mode                     |
| 3   | V I_INIODE   | 1 BUCK is in PFM mode                     |
|     |              | Real-time information                     |
|     |              | Real-time status of HVIO1 input           |
| 7   | HVIO1_S      | 0 HVIO1 is low                            |
| ,   | 110101_3     | 1 HVIO1 is high                           |
|     |              | Real-time information                     |
|     |              | Real-time status of WAKE2 input           |
| 10  | WK2_S        | 0 WAKE2 is low                            |
| 10  | WK2_5        | 1 WAKE2 is high                           |
|     |              | Real-time information                     |
|     | WK3_S        | Real-time status of WAKE3 input           |
| 11  |              | 0 WAKE3 is low                            |
| 11  |              | 1 WAKE3 is high                           |
|     |              | Real-time information                     |
|     | INIT_S       | Real-time status of INIT mode             |
| 12  |              | 0 Device is not in INIT mode              |
| 12  |              | 1 Device is in INIT mode                  |
|     |              | Real-time information                     |
|     |              | Real-time status of Normal mode           |
| 13  | NORMAL_S     | 0 Device is not in Normal mode            |
| 13  | NORWAL_5     | 1 Device is in Normal mode                |
|     |              | Real-time information                     |
|     |              | Real-time status of LPON mode             |
| 14  | L DON S      | 0 Device is not in LPON mode              |
| 14  | LPON_S       | 1 Device is in LPON mode                  |
|     |              | Real-time information                     |
|     |              | Real-time status of V1 temperature        |
| 45  | VATIMA DAL C | 0 V1 temperature is < TWARN <sub>V1</sub> |
| 15  | V1TWARN_S    | 1 V1 temperature is > TWARN <sub>V1</sub> |
|     |              | Real-time information                     |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.5 M\_SYS\_CFG

Table 66. M\_SYS\_CFG register bit allocation

| Bit   | 15      | 14       | 13          | 12       | 11       | 10 | 9        | 8         |
|-------|---------|----------|-------------|----------|----------|----|----------|-----------|
| Write | 0       | BAT_FAIL | 0           | POR      | 0        | 0  | GO2INIT  | GO2NORMAL |
| Read  | 0       | BAT_FAIL | 0           | POR      | 0        | 0  | 0        | 0         |
| Reset | 0       | 1        | 0           | 1        | 0        | 0  | 0        | 0         |
| Bit   | 7       | 6        | 5           | 4        | 3        | 2  | 1        | 0         |
| Write | GO2LPON | GO2LPOFF | INT_TO_WUEN | INTB_REQ | INTB_DUR | 0  | MOD_CONF | MOD_EN    |
| Read  | 0       | 0        | INT_TO_WUEN | 0        | INTB_DUR | 0  | MOD_CONF | MOD_EN    |
| Reset | 0       | 0        | 0           | 0        | 0        | 0  | OTP fuse | OTP fuse  |

Table 67. M\_SYS\_CFG register bit description

| Bit | Symbol      | Description   |
|-----|-------------|---|
|     |             | Enable the frequency spread spectrum                            |
| 0   | MOD EN      | 0 Spread spectrum is disabled (regardless of OTP configuration) |
| U   | MOD_EN      | 1 Spread spectrum is enabled (regardless of OTP configuration)  |
|     |             | OTP fuse load   |
|     |             | Select the spread spectrum modulation type                      |
| 1   | MOD CONE    | 0 Triangular modulation is selected                             |
| I   | MOD_CONF    | 1 Pseudo random modulation is selected                          |
|     |             | OTP fuse load   |
|     |             | Select INTB pulse duration                                      |
| 3   | INTB_DUR    | 0 INTB pulse = 25 us  |
| 3   | INTB_DOK    | 1 INTB pulse = 100 us   |
|     |             | POR   |
|     |             | Request INTB pulse  |
| 4   | INTB_REQ    | 0 No effect   |
| 4   | INTB_REQ    | 1 INTB pulse is requested                                       |
|     |             | POR, or self-clear  |
|     |             | Enable interrupt time-out wake-up capability                    |
| 5   | INT_TO_WUEN | 0 Interrupt timeout will not generate a wake-up event           |
| 5   | INT_TO_WOEN | 1 Interrupt time out will generate a wake-up event              |
|     |             | POR   |
|     |             | Request to go in LPOFF mode from Normal mode                    |
| 6   | GO2LPOFF    | 0 No action   |
| U   | GOZEFOIT    | 1 Go to LPOFF mode  |
|     |             | POR, self-clear   |
|     |             | Request to go in LPON mode from Normal mode                     |
| 7   | GO2LPON     | 0 No action   |
| ,   | GOZLFON     | 1 Go to LPON mode   |
|     |             | POR, Self-clear   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 67. M\_SYS\_CFG register bit description...continued

| Bit | Symbol      | Description   |
|-----|-------------|---|
|     |             | Request to go in Normal mode from LPON mode   |
| 8   | GO2NORMAL   | 0 No action   |
| 0   | GOZNORIVIAL | 1 Go to Normal mode   |
|     |             | POR, Self-clear   |
|     |             | Request to go in INIT phase   |
| 9   | GO2INIT     | 0 No action   |
| 9   | GOZINIT     | 1 Go to INIT phase  |
|     |             | POR, self-clear   |
|     |             | Report a POR of the digital POR = VBOS_POR or VDIG_UV_POR or VDIG_OV_POR or SOFTPOR_REQ                   |
| 12  | POR         | 0 No POR event  |
|     |             | 1 Digital POR event occurred  |
|     |             | POR   |
|     |             | Report battery failure event (not reset by SOFTPOR_REQ) BAT_FAIL = VBOS_POR or VDIG_UV_POR or VDIG_OV_POR |
| 14  | BAT_FAIL    | 0 No battery failure event  |
|     |             | 1 Battery failure event occurred  |
|     |             | HARD_POR  |

# 22.6 M\_SYS1\_CFG

Table 68. M SYS1 CFG register bit allocation

| 10010 001 III_ | disic oc. III_of of cylister sit disocution |    |           |                  |          |                    |          |                    |  |
|----------------|---|----|-----------|------------------|----------|--------------------|----------|--------------------|--|
| Bit            | 15  | 14 | 13        | 12               | 11       | 10                 | 9        | 8                  |  |
| Write          | 0   | 0  | 0         | 0                | 0        | LOAD_<br>OTP_BYP   | SLOT_BYP | TSLOT_<br>DOWN_CFG |  |
| Read           |   | 1  | M_FSM_STA | LOAD_<br>OTP_BYP | SLOT_BYP | TSLOT_<br>DOWN_CFG |          |                    |  |
| Reset          | 0   | 0  | 0         | 0                | 0        | 0                  | OTP fuse | 0                  |  |
| Bit            | 7   | 6  | 5         | 4                | 3        | 2                  | 1        | 0                  |  |
| Write          | 0 SOFTPOR_REQ 0 DBG_EXIT 0                  |    |           |                  |          | 0                  | OTP_EXIT | 0                  |  |
| Read           | 0   | 0  | 0         | 0                | DBG_MODE | 0                  | 0        | OTP_MODE           |  |
| Reset          | 0   | 0  | 0         | 0                | 0        | 0                  | OTP fuse | 0                  |  |

Table 69. M SYS1 CFG register bit description

| 14510 001 111_ | 310 00: III_0 10 :_01 0 10g.000 |                              |  |  |  |  |
|----------------|---------------------------------|------------------------------|--|--|--|--|
| Bit            | Symbol                          | Description                  |  |  |  |  |
|                |                                 | Real-time status of OTP mode |  |  |  |  |
| 0              | OTP MODE                        | 0 Device is not in OTP mode  |  |  |  |  |
| U              | OTF_WODE                        | 1 Device is in OTP mode      |  |  |  |  |
|                |                                 | Real-time information        |  |  |  |  |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 69. M\_SYS1\_CFG register bit description...continued

| Bit | Symbol          | Description   |
|-----|-----------------|---|
|     |                 | Leave OTP mode  |
| 1   | OTD EVIT        | 0 No action   |
| Į.  | OTP_EXIT        | 1 Leave OTP mode  |
|     |                 | POR, self-clear   |
|     |                 | Real-time status of debug mode  |
| 3   | DRC MODE        | 0 Device is not in Debug mode   |
| S   | DBG_MODE        | 1 Device is in Debug mode   |
|     |                 | Real-time information   |
|     |                 | Leave Debug mode  |
| 4   | DBG_EXIT        | 0 No action   |
| 4   | DBG_EXIT        | 1 Leave Debug mode  |
|     |                 | POR, Self-clear   |
|     |                 | Request a software POR of FS24 (reset the digital and restart from POR)           |
| 6   | SOFTPOR_REQ     | 0 No action   |
| 0   |                 | 1 Software POR is requested   |
|     |                 | POR, Self-clear   |
|     |                 | Select the power down time slot   |
| 8   | TSLOT_DOWN_CFG  | 0 TSLOT = 2 ms  |
| 0   | 13EO1_DOWN_GI G | 1 TSLOT = 0 ms  |
|     |                 | POR   |
|     |                 | Bypass unnecessary slots  |
|     | SLOT BVD        | 0 Slots are not bypassed  |
| ()  | SLOT_BYP        |   |
| 9   | SLOT_BTF        | 1 Bypass unnecessary slots during power down or wake-up from LPON                 |
| 9   | SLOT_BTF        | Bypass unnecessary slots during power down or wake-up from LPON     OTP fuse load |
| 9   | SLOI_BIF        |   |
|     |                 | OTP fuse load   |
| 10  | LOAD_OTP_BYP    | OTP fuse load  Bypass the OTP loading during power up                             |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 69. M\_SYS1\_CFG register bit description...continued

| Bit      | Symbol       | Description                      |
|----------|--------------|----------------------------------|
|          |              | VBOS to V1 switch always enabled |
|          |              | 00000 -                          |
|          |              | 00001 M1                         |
|          |              | 00010 M2                         |
|          |              | 00011 M3                         |
|          |              | 00100 M4                         |
|          |              | 00101 M5                         |
|          |              | 00110 M6                         |
|          |              | 00111 M7                         |
|          |              | 01000 M8                         |
|          |              | 01001 M9                         |
|          |              | 01010 M10                        |
|          |              | 01011 M11                        |
|          |              | 01100 M12                        |
|          |              | 01101 M13                        |
|          |              | 01110 M14                        |
| 11 to 15 | M_FSM_STATE  | 01111 M15                        |
| 11 10 13 | W_I OW_OTATE | 10000 M16                        |
|          |              | 10001 M17                        |
|          |              | 10010 M18                        |
|          |              | 10011 -                          |
|          |              | 10100 -                          |
|          |              | 10101 -                          |
|          |              | 10110 -                          |
|          |              | 10111 -                          |
|          |              | 11000 -                          |
|          |              | 11001 -                          |
|          |              | 11010 -                          |
|          |              | 11011 -                          |
|          |              | 11100 -                          |
|          |              | 11101 -                          |
|          |              | 11110 M30                        |
|          |              | 11111 -                          |
|          |              | POR                              |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 22.7 M\_REG\_CTRL

Table 70. M\_REG\_CTRL register bit allocation

| Bit   | 15   | 14    | 13 | 12      | 11                       | 10          | 9    | 8     |
|-------|------|-------|----|---------|--------------------------|-------------|------|-------|
| Write | 0    | 0     | 0  | BUCK_SF | BUCK_SRHSOFF BUCK_SRHSON |             |      |       |
| Read  | 0    | 0     | 0  | BUCK_SF | RHSOFF                   | BUCK_SRHSON |      |       |
| Reset | 0    | 0     | 0  | 0       | 0                        | 0           | 0    | 0     |
| Bit   | 7    | 6     | 5  | 4       | 3                        | 2           | 1    | 0     |
| Write | V1EN | V1DIS | 0  | 0       | 0                        | V3ON_LPON   | V3EN | V3DIS |
| Read  | 0    | 0     | 0  | 0       | 0                        | V3ON_LPON   | 0    | 0     |
| Reset | 0    | 0     | 0  | 0       | 0                        | 0           | 0    | 0     |

Table 71. M REG CTRL register bit description

| Bit | Symbol    | Description  |
|-----|-----------|--|
| DIL | Symbol    | ·  |
|     |           | Request to disable V3                                    |
| 0   | V3DIS     | 0 No effect (Regulator remain in its current state)      |
|     | VODIO     | 1 Request to disable V3                                  |
|     |           | POR, Self-clear  |
|     |           | Request to enable V3                                     |
| 1   | V3EN      | 0 No effect (Regulator remain in its current state)      |
| ı   | VOLIN     | 1 Request to enable V3                                   |
|     |           | POR, Self-clear  |
|     | V3ON_LPON | Configure V3 state in LPON mode                          |
| 2   |           | 0 Follow the power down slot configuration               |
|     |           | 1 Keep V3 ON in LPON if V3 was already ON in NORMAL mode |
|     |           | POR  |
|     | V1DIS     | Request to disable V1                                    |
| 6   |           | 0 No effect (Regulator remain in its current state)      |
| 0   | VIDIO     | 1 Request to disable V1                                  |
|     |           | POR, Self-clear  |
|     |           | Request to enable V1                                     |
| 7   | V1EN      | 0 No effect (Regulator remain in its current state)      |
| ,   | VICIN     | 1 Request to enable V1                                   |
|     |           | POR, Self-clear  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 71. M\_REG\_CTRL register bit description...continued

| Bit      | Symbol        | Description   |
|----------|---------------|---|
|          |               | Select BUCK slew rate when the High Side turns ON   |
|          |               | 000 HS rising slew rate is 20 ns (for 450 kHz only) |
|          |               | 001 HS rising slew rate is 20 ns (for 450 kHz only) |
|          |               | 010 HS rising slew rate is 15 ns (for 450 kHz only) |
| 8 to 10  | DIICK SDUSON  | 011 HS rising slew rate is 10 ns                    |
| 8 10 10  | BUCK_SRHSON   | 100 HS rising slew rate is 6.3 ns                   |
|          |               | 101 HS rising slew rate is 5 ns                     |
|          |               | 110 HS rising slew rate is 3 ns                     |
|          |               | 111 HS rising slew rate is 2 ns                     |
|          |               | POR or OTP Fuse load                                |
|          |               | Select BUCK slew rate when the High Side turns OFF  |
|          |               | 00 HS falling slew rate is 20 ns (for 450 kHz only) |
| 11 to 12 | DIION SDHSOEE | 01 HS falling slew rate is 15 ns (for 450 kHz only) |
| 11 10 12 | BUCK_SRHSOFF  | 10 HS falling slew rate is 10 ns                    |
|          |               | 11 HS falling slew rate is 5 ns                     |
|          |               | POR or OTP Fuse load                                |

# 22.8 M\_REG2\_CTRL

Table 72. M REG2 CTRL register bit allocation

| Table 72. M_NEG2_CTNE register bit allocation |          |         |              |    |        |            |         |        |
|---|----------|---------|--------------|----|--------|------------|---------|--------|
| Bit   | 15       | 14      | 13           | 12 | 11     | 10         | 9       | 8      |
| Write   | 0        | 0       | 0            | 0  | 0      | 0          | GO2DFLT | GO2DVS |
| Read  | 0        | 0       | 0            | 0  | 0      | VV1_BUCK_S | 0       | 0      |
| Reset   | 0        | 0       | 0            | 0  | 0      | 0          | 0       | 0      |
| Bit   | 7        | 6       | 5            | 4  | 3      | 2          | 1       | 0      |
| Write   | VV1_BUCK | _DVS_SR |              |    | VV1_BU | CK_DVS     |         |        |
| Read  | VV1_BUCK | _DVS_SR | VV1_BUCK_DVS |    |        |            |         |        |
| Reset   | 0        | 0       | 0            | 0  | 0      | 0          | 0       | 0      |

Table 73. M\_REG2\_CTRL register bit description

| Bit    | Symbol         | Description   |
|--------|----------------|---|
|        |                | Select V1 output voltage  |
| 0 to 5 | 5 VV1_BUCK_DVS | Range 1: 1.8 V + VV1_BUCK_DVS[5:0]*25 mV <sup>[1]</sup> Range 2: 3 V + VV1_BUCK_DVS[5:0]*50 mV <sup>[1]</sup> |
|        |                | POR   |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 73. M\_REG2\_CTRL register bit description...continued

| Bit    | Symbol                  | Description                                 |
|--------|-------------------------|---|
|        |                         | Select rate to operate voltage change on V1 |
|        |                         | 00 22 mV/μs                                 |
| 6 to 7 | VV1_BUCK_DVS_SR         | 01 11.25 mV/μs                              |
| 0 10 7 | VV1_BOCK_BV3_3K         | 10 5.63 mV/µs                               |
|        |                         | 11 2.81 mV/µs                               |
|        |                         | POR   |
|        |                         | Set V1 output voltage to DVS value          |
| 8      | GO2DVS                  | 0 No effect                                 |
| 0      |                         | 1 V1 is set to DVS Value                    |
|        |                         | POR   |
|        |                         | Set V1 output voltage to default value      |
| 9      | GOTODFLT <sup>[2]</sup> | 0 No effect                                 |
| 9      | GOTODFLI                | 1 V1 is set to default Value                |
|        |                         | POR   |
|        |                         | Report the ongoing V1 voltage setting       |
| 10     | VA/4 BLICK C            | 0 Buck is set to default value              |
| 10     | VV1_BUCK_S              | 1 Buck is set to DVS value                  |
|        |                         | POR   |

## 22.9 M REG FLG

Table 74. M\_REG\_FLG register bit allocation

| Bit   | 15       | 14      | 13        | 12      | 11     | 10      | 9        | 8      |
|-------|----------|---------|-----------|---------|--------|---------|----------|--------|
| Write | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |
| Read  | V1LSOC_I | V1UVW_I | V1TWARN_I | V1TSD_I | 0      | V3TSD_I | V1UVLP_I | V1UV_I |
| Reset | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |
| Bit   | 7        | 6       | 5         | 4       | 3      | 2       | 1        | 0      |
| Write | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |
| Read  | 0        | V3UV_I  | V1OV_I    | 0       | V3OV_I | V10C_I  | 0        | V3OC_I |
| Reset | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |

Table 75. M REG FLG register bit description

| Bit | Symbol | Description                        |
|-----|--------|------------------------------------|
|     |        | Report V3 overcurrent event        |
| 0   | V3OC_I | 0 No event detected                |
| 0   |        | 1 V3 OC occurred                   |
|     |        | POR, or clear on write (write '1') |

The range is set using the VV1\_BUCK\_RANGE\_OTP bit
After setting the GO2DVS bit, ensure that the software waits for the DVS completion before setting the GOTODFLT bit. The DVS completion time is determined by the voltage settings and the VV1\_BUCK\_DVS\_SR[1:0] setting.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 75. M\_REG\_FLG register bit description...continued

| Table 75. IVI_ | _KEG_FLG regist | er bit descriptioncontinued   |
|----------------|-----------------|---|
| Bit            | Symbol          | Description   |
|                |                 | Report V1 overcurrent event   |
| 2              | V1OC_I          | 0 No event detected   |
| -              | V 100_1         | 1 V1 OC occurred  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V3 overvoltage event   |
| 3              | V3OV_I          | 0 No event detected   |
| 3              | V3OV_I          | 1 V3 OV occurred  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V1 overvoltage event   |
| 5              | V10V I          | 0 No event detected   |
| 5              | V10V_I          | 1 V1 OV occurred  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V3 undervoltage event  |
| 0              | \/OLD\/ L       | 0 No event detected   |
| 6              | V3UV_I          | 1 V3 UV occurred  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V1 undervoltage event  |
| 0              | V/41.07 1       | 0 No event detected   |
| 8              | V1UV_I          | 1 V1 UV occurred  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V1 undervoltage event in LPON  |
| •              |                 | 0 No event detected   |
| 9              | V1UVLP_I        | 1 V1 undervoltage event occurred in LPON  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V3 thermal shutdown event  |
| 4.0            |                 | 0 No event detected   |
| 10             | V3TSD_I         | 1 V3 TSD occurred   |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V1 thermal shutdown event  |
| 4.0            |                 | 0 No event detected   |
| 12             | V1TSD_I         | 1 V1 TSD occurred   |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V1 temperature warning event   |
|                |                 | 0 No event detected   |
| 13             | V1TWARN_I       | 1 die V1 TWARN occurred   |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | Report V1 undervoltage pre-warning event  |
|                |                 | 0 No event detected   |
| 14             | V1UVW_I         | 1 V1 undervoltage pre-warning event occurred  |
|                |                 | POR, or clear on write (write '1')  |
|                |                 | 1 - / - / / / / / / / / / / / - |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 75. M\_REG\_FLG register bit description...continued

| Bit | Symbol   | Description                          |
|-----|----------|--------------------------------------|
|     | V1LSOC_I | Report V1 low side overcurrent event |
| 15  |          | 0 No event detected                  |
| 15  |          | 1 V1 LS OC occurred                  |
|     |          | POR, or clear on write (write '1')   |

# 22.10 M\_REG\_MSK

#### Table 76. M\_REG\_MSK register bit allocation

| Bit   | 15       | 14      | 13        | 12      | 11     | 10      | 9        | 8      |
|-------|----------|---------|-----------|---------|--------|---------|----------|--------|
| Write | V1LSOC_M | V1UVW_M | V1TWARN_M | V1TSD_M | 0      | V3TSD_M | V1UVLP_M | V1UV_M |
| Read  | V1LSOC_M | V1UVW_M | V1TWARN_M | V1TSD_M | 0      | V3TSD_M | V1UVLP_M | V1UV_M |
| Reset | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |
| Bit   | 7        | 6       | 5         | 4       | 3      | 2       | 1        | 0      |
| Write | 0        | V3UV_M  | V1OV_M    | 0       | V3OV_M | V1OC_M  | 0        | V3OC_M |
| Read  | 0        | V3UV_M  | V1OV_M    | 0       | V3OV_M | V1OC_M  | 0        | V3OC_M |
| Reset | 0        | 0       | 0         | 0       | 0      | 0       | 0        | 0      |

#### Go to main register map

#### Table 77. M\_REG\_MSK register bit description

| Bit | Symbol      | Description                       |
|-----|-------------|-----------------------------------|
|     | V000 M      | Inhibit V3 overcurrent interrupt  |
| 0   |             | 0 Interrupt is not inhibited      |
| U   | V3OC_M      | 1 Interrupt is inhibited          |
|     |             | POR                               |
|     |             | Inhibit V1 overcurrent interrupt  |
| 2   | V1OC_M      | 0 Interrupt is not inhibited      |
| 2   | V 10C_IW    | 1 Interrupt is inhibited          |
|     |             | POR                               |
|     |             | Inhibit V3 overvoltage interrupt  |
| 3   | V3OV_M      | 0 Interrupt is not inhibited      |
| 3   |             | 1 Interrupt is inhibited          |
|     |             | POR                               |
|     |             | Inhibit V1 overvoltage interrupt  |
| 5   | V10V_M      | 0 Interrupt is not inhibited      |
| 3   |             | 1 Interrupt is inhibited          |
|     |             | POR                               |
|     |             | Inhibit V3 undervoltage interrupt |
| 6   | V3UV_M      | 0 Interrupt is not inhibited      |
| , o | V 30 V_IVI  | 1 Interrupt is inhibited          |
|     |             | POR                               |
|     |             | Inhibit V1 undervoltage interrupt |
| 8   | V1UV_M      | 0 Interrupt is not inhibited      |
|     | V 1.5 V_IVI | 1 Interrupt is inhibited          |
|     |             | POR                               |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 77. M\_REG\_MSK register bit description...continued

| Bit | Symbol       | Description                                   |
|-----|--------------|---|
|     | VALIDA D. M. | Inhibit V1 undervoltage in LPON interrupt     |
| 9   |              | 0 Interrupt is not inhibited                  |
| 9   | V1UVLP_M     | 1 Interrupt is Inhibited                      |
|     |              | POR   |
|     |              | Inhibit V3 thermal shutdown interrupt         |
| 10  | V3TSD_M      | 0 Interrupt is not inhibited                  |
| 10  | V313D_W      | 1 Interrupt is inhibited                      |
|     |              | POR   |
|     |              | Inhibit V1 thermal shutdown interrupt         |
| 12  | V1TSD_M      | 0 Interrupt is not inhibited                  |
| 12  |              | 1 Interrupt is inhibited                      |
|     |              | POR   |
|     |              | Inhibit V1 thermal warning interrupt          |
| 13  | V1TWARN_M    | 0 Interrupt is not inhibited                  |
| 13  |              | 1 Interrupt is inhibited                      |
|     |              | POR   |
|     |              | Inhibit V1 undervoltage pre-warning interrupt |
| 14  | V1UVW_M      | 0 Interrupt is not inhibited                  |
| 14  | V 10 V V _ W | 1 Interrupt is inhibited                      |
|     |              | POR   |
|     |              | Inhibit V1 low side overcurrent interrupt     |
| 15  | V1LSOC_M     | 0 Interrupt is not inhibited                  |
| 13  | V 12300_IVI  | 1 Interrupt is inhibited                      |
|     |              | POR   |

# 22.11 M\_REG1\_FLG

#### Table 78. M REG FLG register bit allocation

| Bit   | 15     | 14     | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|--------|--------|----|----|----|----|---|---|
| Write | V0UV_I | V0OV_I | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | V0UV_I | V00V_I | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Bit   | 7      | 6      | 5  | 4  | 3  | 2  | 1 | 0 |
| Write | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |

Table 79. M\_REG\_FLG register bit description

| Bit | Symbol | Description                        |  |  |
|-----|--------|------------------------------------|--|--|
| 14  | V00V_I | Report VMON_EXT overvoltage event  |  |  |
|     |        | 0 No event detected                |  |  |
|     |        | 1 VMON_EXT UV occurred             |  |  |
|     |        | POR, or Clear on Write (write '1') |  |  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 79. M\_REG\_FLG register bit description...continued

| Bit | Symbol | Description                        |
|-----|--------|------------------------------------|
| 15  |        | Report VMON_EXT undervoltage event |
|     | V0UV_I | 0 No event detected                |
| 15  |        | 1 VMON_EXT OV occurred             |
|     |        | POR, or Clear on Write (write '1') |

# 22.12 M\_REG1\_MSK

Table 80. M\_REG\_MSK register bit allocation

| Bit   | 15     | 14     | 13 | 12 | 11 | 10 | 9 | 8 |
|-------|--------|--------|----|----|----|----|---|---|
| Write | V0UV_M | V0OV_M | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | V0UV_M | V0OV_M | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Bit   | 7      | 6      | 5  | 4  | 3  | 2  | 1 | 0 |
| Write | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Read  | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |
| Reset | 0      | 0      | 0  | 0  | 0  | 0  | 0 | 0 |

#### Go to main register map

Table 81. M\_REG\_MSK register bit description

| Bit | Symbol   | Description                             |  |  |  |
|-----|----------|---|--|--|--|
|     |          | Inhibit VMON_EXT overvoltage interrupt  |  |  |  |
| 14  | V00V_M   | 0 Interrupt is not inhibited            |  |  |  |
| 14  |          | 1 Interrupt is inhibited                |  |  |  |
|     |          | POR                                     |  |  |  |
|     |          | Inhibit VMON_EXT undervoltage interrupt |  |  |  |
| 15  | V0UV M   | 0 Interrupt is not inhibited            |  |  |  |
| 13  | V00V_IVI | 1 Interrupt is inhibited                |  |  |  |
|     |          | POR                                     |  |  |  |

# 22.13 M\_IO\_CTRL

Table 82. M\_IO\_CTRL register bit allocation

| 14510 021 111_ | able 02. III_10_0 The register bit unocation |          |          |          |            |          |         |         |
|----------------|--|----------|----------|----------|------------|----------|---------|---------|
| Bit            | 15   | 14       | 13       | 12       | 11         | 10       | 9       | 8       |
| Write          | WK2F   | PUPD     | WK3PUPD  |          | HVIO1PUPUD |          | HVIO1HI | HVIO1LO |
| Read           | WK2PUPD                                      |          | WK3PUPD  |          | HVIO1PUPUD |          | 0       | 0       |
| Reset          | OTP fuse                                     | OTP fuse | OTP fuse | OTP fuse | OTP fuse   | OTP fuse | 0       | 0       |
| Bit            | 7  | 6        | 5        | 4        | 3          | 2        | 1       | 0       |
| Write          | 0  | 0        | 0        | 0        | 0          | 0        | 0       | 0       |
| Read           | 0  | 0        | 0        | 0        | 0          | 0        | 0       | 0       |
| Reset          | 0  | 0        | 0        | 0        | 0          | 0        | 0       | 0       |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 83. M\_IO\_CTRL register bit description

| Bit      | Symbol     | Description   |
|----------|------------|---|
|          |            | Request to assert HVIO1 when configured as an output                  |
| 8        | HVIO1LO    | 0 No effect (IO remain in its current state)                          |
| O        | HVIOTEO    | 1 Request to assert HVIO1 low   |
|          |            | POR, self-clear   |
|          |            | Request to release HVIO1 when configured as an output                 |
| 9        | HVIO1HI    | 0 No effect (IO remain in its current state)                          |
| 9        | HVIOTHI    | 1 Request to release HVIO1 high                                       |
|          |            | POR, self-clear   |
|          |            | Select the internal pulldown/up on HVIO1 pin                          |
|          | HVIO1PUPUD | 00 HVIO1 internal pulldown and pullup are disabled                    |
| 10 to 11 |            | 01 HVIO1 internal pulldown is enabled and pullup is disabled          |
| 10 to 11 |            | 10 HVIO1 internal pulldown is disabled and pullup is enabled          |
|          |            | 11 HVIO1 internal pulldown and pullup are configured as cell repeater |
|          |            | OTP fuse load   |
|          |            | Select the internal pulldown/up on WAKE3 pin                          |
|          |            | 00 WAKE3 internal pulldown and pullup are disabled                    |
| 12 to 13 | WK3PUPD    | 01 WAKE3 internal pulldown is enabled and pullup is disabled          |
| 12 10 13 | WKSPUPD    | 10 WAKE3 internal pulldown is disabled and pullup is enabled          |
|          |            | 11 WAKE3 internal pulldown and pullup are configured as cell repeater |
|          |            | OTP fuse load   |
|          |            | Select the internal pulldown/up on WAKE2 pin                          |
|          |            | 00 WAKE2 internal pulldown and pullup are disabled                    |
| 14 to 15 | WK2PUPD    | 01 WAKE2 internal pulldown is enabled and pullup is disabled          |
| 14 (0 15 | VVKZPUPD   | 10 WAKE2 internal pulldown is disabled and pullup is enabled          |
|          |            | 11 WAKE2 internal pulldown and pullup are configured as cell repeater |
|          |            | OTP fuse load   |
|          |            |   |

## 22.14 M\_IO\_TIMER\_FLG

Table 84. M\_IO\_TIMER\_FLG register bit allocation

| Bit   | 15 | 14 | 13 | 12 | 11      | 10    | 9     | 8     |
|-------|----|----|----|----|---------|-------|-------|-------|
| Write | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_I |
| Read  | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_I |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |
| Bit   | 7  | 6  | 5  | 4  | 3       | 2     | 1     | 0     |
| Write | 0  | 0  | 0  | 0  | HVIO1_I | WK3_I | WK2_I | 0     |
| Read  | 0  | 0  | 0  | 0  | HVIO1_I | WK3_I | WK2_I | 0     |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 85. M\_IO\_TIMER\_FLG register bit description

| Bit | Symbol  | Description   |
|-----|---------|---|
|     |         | Report WAKE2 input state change event if not masked |
| 4   | VAIKO I | 0 No event on WAKE2                                 |
| ļ   | WK2_I   | 1 Event on WAKE2 occurred                           |
|     |         | POR, or clear on write (write '1')                  |
|     |         | ReportWAKE3 input state change event if not masked  |
| 2   | WK3_I   | 0 No event on WAKE3                                 |
| 2   | VVK3_1  | 1 Event on WAKE3 occurred                           |
|     |         | POR, or clear on write (write '1')                  |
|     |         | Report HVIO1 input state change event if not masked |
| 3   | HVIO1 I | 0 No event on HVIO1                                 |
| 3   | HVIO1_I | 1 Event on HVIO1 occurred                           |
|     |         | POR, or clear on write (write '1')                  |
|     |         | Report LDT event                                    |
| 8   | LDT     | 0 No event on LDT                                   |
| O   | LDT_I   | 1 Event on LDT occurred                             |
|     |         | POR, or clear on write (write '1')                  |

# 22.15 M\_IO\_TIMER\_MSK

Table 86. M\_IO\_TIMER\_MSK register bit allocation

| Bit   | 15 | 14 | 13 | 12 | 11      | 10    | 9     | 8     |
|-------|----|----|----|----|---------|-------|-------|-------|
| Write | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_M |
| Read  | 0  | 0  | 0  | 0  | 0       | 0     | 0     | LDT_M |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |
| Bit   | 7  | 6  | 5  | 4  | 3       | 2     | 1     | 0     |
| Write | 0  | 0  | 0  | 0  | HVIO1_M | WK3_M | WK2_M | 0     |
| Read  | 0  | 0  | 0  | 0  | HVIO1_M | WK3_M | WK2_M | 0     |
| Reset | 0  | 0  | 0  | 0  | 0       | 0     | 0     | 0     |

Table 87. M\_IO\_TIMER\_MSK register bit description

| Bit | Symbol     | Description                                 |
|-----|------------|---|
|     |            | Inhibit WAKE2 input state change interrupt  |
| 1   | WK2 M      | 0 Interrupt is not inhibited in Normal mode |
| '   | VVK2_IVI   | 1 Interrupt is always Inhibited             |
|     |            | POR   |
|     |            | Inhibit WAKE3 input state change interrupt  |
| 2   | WK3 M      | 0 Interrupt is not inhibited in Normal mode |
| 2   | WK3_W      | 1 Interrupt is always Inhibited             |
|     |            | POR   |
|     |            | Inhibit HVIO1 input state change interrupt  |
| 3   | HVIO1 M    | 0 Interrupt is not inhibited in Normal mode |
| 3   | 110101_101 | 1 Interrupt is always Inhibited             |
|     |            | POR   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 87. M\_IO\_TIMER\_MSK register bit description...continued

| Bit | Symbol | Description                     |
|-----|--------|---------------------------------|
|     | LDT_M  | Inhibit LDT event interrupt     |
| Q   |        | 0 Interrupt is not inhibited    |
| 0   |        | 1 Interrupt is always Inhibited |
|     |        | POR                             |

# 22.16 M\_VSUP\_COM\_FLG

#### Table 88. M\_VSUP\_COM\_FLG register bit allocation

| Bit   | 15        | 14        | 13        | 12          | 11        | 10           | 9        | 8                 |
|-------|-----------|-----------|-----------|-------------|-----------|--------------|----------|-------------------|
| Write | 0         | 0         | 0         | 0           | VBOS_UV_I | 0            | 0        | 0                 |
| Read  | 0         | 0         | 0         | VBOS2V1SW_S | VBOS_UV_I | 0            | 0        | 0                 |
| Reset | 0         | 0         | 0         | 0           | 0         | 0            | 0        | 0                 |
| Bit   | 7         | 6         | 5         | 4           | 3         | 2            | 1        | 0                 |
| Write | SPI_CRC_I | SPI_CLK_I | SPI_REQ_I | 0           | 0         | VSUPUV_5P7_I | VSUPOV_I | VSUPUV_<br>_4P7_I |
| Read  | SPI_CRC_I | SPI_CLK_I | SPI_REQ_I | 0           | 0         | VSUPUV_5P7_I | VSUPOV_I | VSUPUV_<br>_4P7_I |
| Reset | 0         | 0         | 0         | 0           | 0         | 0            | 0        | 0                 |

#### Go to main register map

#### Table 89. M\_VSUP\_COM\_FLG register bit description

| Bit | Symbol       | Description   |
|-----|--------------|---|
|     |              | Report VSUP UV event at 4.7 V   |
| 0   | VSUPUV 4P7 I | 0 No VSUP UV event at 4.7 V   |
| U   | V50P0V_4P7_I | 1 VSUP UV event occurred at 4.7 V   |
|     |              | POR, or clear on write(write '1')   |
|     |              | Report VSUP OV event  |
| 1   | VSUPOV I     | 0 No VSUP OV event  |
| '   | V30F0V_1     | 1 VSUP OV event occurred  |
|     |              | POR, or clear on write (write '1')  |
|     |              | ReportVSUP UV event at 5.7 V  |
| 2   | VSUPUV_5P7_I | 0 No VSUP UV event at 5.7 V   |
| 2   |              | 1 VSUP UV event occurred at 5.7 V   |
|     |              | POR, or clear on write (write '1')  |
|     |              | Report SPI request error due to writing or reading in an invalid register |
| 5   | SPI_REQ_I    | 0 No error  |
| 3   | SFI_NEQ_I    | 1 SPI request error reported  |
|     |              | POR, or clear on write(write'1)   |
|     |              | Report SPI clock error due to wrong number of clock pulses                |
| 6   | SPI_CLK_I    | 0 No error  |
| 0   | GFI_CER_I    | 1 SPI clock error reported  |
|     |              | POR, or clear on write (write'1)  |
|     |              | Report SPI CRC error due to incorrect CRC calculation                     |
| 7   | SPI_CRC_I    | 0 No error  |
| 1   | Si I_SitO_i  | 1 SPI CRC error reported  |
|     |              | POR, or clear on write (write'1)  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 89. M\_VSUP\_COM\_FLG register bit description...continued

| Bit | Symbol      | Description  |
|-----|-------------|--|
|     |             | Report VBOS undervoltage event                     |
| 11  | VBOS_UV_I   | 0 No event detected                                |
| "   | VBO3_UV_1   | 1 VBOS UV occurred                                 |
|     |             | POR, or clear on write (write'1)                   |
|     |             | Real-time status of the switch between VBOS and V1 |
| 12  | VBOS2V1SW S | 0 The switch is opened                             |
| 12  | VBUS2V13W_3 | 1 The switch is closed                             |
|     |             | Real-time information                              |

# 22.17 M\_VSUP\_COM\_MSK

#### Table 90. M\_VSUP\_COM\_MSK register bit allocation

| Bit   | 15        | 14        | 13        | 12 | 11 | 10               | 9        | 8                |
|-------|-----------|-----------|-----------|----|----|------------------|----------|------------------|
| Write | 0         | 0         | 0         | 0  | 0  | 0                | 0        | 0                |
| Read  | 0         | 0         | 0         | 0  | 0  | 0                | 0        | 0                |
| Reset | 0         | 0         | 0         | 0  | 0  | 0                | 0        | 0                |
| Bit   | 7         | 6         | 5         | 4  | 3  | 2                | 1        | 0                |
| Write | SPI_CRC_M | SPI_CLK_M | SPI_REQ_M | 0  | 0  | VSUPUV_<br>4P7_M | VSUPOV_M | VSUPUV_<br>4P7_M |
| Read  | SPI_CRC_M | SPI_CLK_M | SPI_REQ_M | 0  | 0  | VSUPUV_<br>4P7_M | VSUPOV_M | VSUPUV_<br>4P7_M |
| Reset | 0         | 0         | 0         | 0  | 0  | 0                | 0        | 0                |

## Go to main register map

#### Table 91. M\_VSUP\_COM\_MSK register bit description

| Bit | Symbol       | Description                         |
|-----|--------------|-------------------------------------|
|     |              | Inhibit VSUPUV interrupt at 4.7 V   |
| 0   | VSUPUV_4P7_M | 0 Interrupt is not inhibited        |
| 0   | V30F0V_4F7_W | 1 Interrupt is inhibited            |
|     |              | POR                                 |
|     |              | Inhibit VSUPOV interrupt            |
| 1   | VSUPOV_M     | 0 Interrupt is not inhibited        |
| '   | V30F0V_IVI   | 1 Interrupt is inhibited            |
|     |              | POR                                 |
|     | VSUPUV_5P7_M | Inhibit VSUPUV interrupt at 5.7 V   |
| 2   |              | 0 Interrupt is not inhibited        |
| 2   |              | 1 Interrupt is inhibited            |
|     |              | POR                                 |
|     |              | Inhibit SPI request error interrupt |
| 5   | SPI_REQ_M    | 0 Interrupt is not inhibited        |
| 3   | SFI_ILLQ_W   | 1 Interrupt is inhibited            |
|     |              | POR                                 |
|     |              | Inhibit SPI clock error interrupt   |
| 6   | SPI_CLK_M    | 0 Interrupt is not inhibited        |
| 0   | GFI_OLK_IVI  | 1 Interrupt is inhibited            |
|     |              | POR                                 |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 91. M\_VSUP\_COM\_MSK register bit description...continued

| Bit | Symbol    | escription                      |  |  |  |
|-----|-----------|---------------------------------|--|--|--|
|     |           | Inhibit SPI CRC error interrupt |  |  |  |
| 7   | SDI CDC M | 0 Interrupt is not inhibited    |  |  |  |
| ,   | SPI_CRC_M | 1 Interrupt is inhibited        |  |  |  |
|     |           | POR                             |  |  |  |

# 22.18 M\_IOWU\_CFG

#### Table 92. M\_IOWU\_CFG register bit allocation

| Bit   | 15     | 14    | 13        | 12        | 11         | 10        | 9        | 8 |
|-------|--------|-------|-----------|-----------|------------|-----------|----------|---|
| Write | 0      | 0     | 0         | 0         | HVIO1_DGLT | WK3_DGLT  | WK2_DGLT | 0 |
| Read  | 0      | 0     | 0         | 0         | HVIO1_DGLT | WK3_DGLT  | WK2_DGLT | 0 |
| Reset | 0      | 0     | 0         | 0         | 0          | 0         | 0        | 0 |
| Bit   | 7      | 6     | 5         | 4         | 3          | 2         | 1        | 0 |
| Write | HVIO1_ | WUCFG | WK3_V     | WK3_WUCFG |            | WK2_WUCFG |          | 0 |
| Read  | HVIO1_ | WUCFG | WK3_WUCFG |           | WK2_WUCFG  |           | 0        | 0 |
| Reset | 0      | 0     | 0         | 0         | 0          | 1         | 0        | 1 |

#### Go to main register map

#### Table 93. M\_IOWU\_CFG register bit description

| Bit    | Symbol                                 | Description  |
|--------|--|--|
|        |  | Configure WAKE2 wake-up polarity                               |
|        |  | 00 Input comparator disabled in LP modes only (no consumption) |
| 2 to 3 | WK2_WUCFG                              | 01 High-level wake-up is configured                            |
| 2 10 3 | WKZ_WOOFG                              | 10 Low-level wake-up is configured                             |
|        |  | 11 Reserved  |
|        |  | POR  |
|        |  | Configure WAKE3 wake-up polarity                               |
|        |  | 00 Input comparator disabled in LP modes only (no consumption) |
| 4 to 5 | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | 01 High-level wake-up is configured                            |
| 4 10 5 | WK3_WUCFG                              | 10 Low-level wake-up is configured                             |
|        |  | 11 Reserved  |
|        |  | POR  |
|        |  | Configure HVIO1 wake-up polarity                               |
|        |  | 00 Input comparator disabled in LP modes only (no consumption) |
| 6 to 7 | HVIO1 WUCFG                            | 01 High-level wake-up is configured                            |
| 0 10 7 | HVIO1_WOOFG                            | 10 Low-level wake-up is configured                             |
|        |  | 11 Wake-up via mode selection is configured                    |
|        |  | POR  |
|        |  | Configure WAKE2 deglitcher time                                |
| 9      | WK2 DOLT                               | 0 WAKE2 deglitcher = 15 us                                     |
| 9      | WK2_DGLT                               | 1 WAKE2 deglitcher = 65 us                                     |
|        |  | POR, Write   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 93. M\_IOWU\_CFG register bit description...continued

| Bit | Symbol     | Description                     |
|-----|------------|---------------------------------|
|     |            | Configure WAKE3 deglitcher time |
| 10  | WK3 DCIT   | 0 WAKE3 deglitcher = 15 us      |
| 10  | WK3_DGLT   | 1 WAKE3 deglitcher = 65 us      |
|     |            | POR, write                      |
|     |            | Configure HVIO1 deglitcher time |
| 11  | HVIO1 DGLT | 0 HVIO1 deglitcher = 15 us      |
| 11  | HVIO1_DGLI | 1 HVIO1 deglitcher = 65 us      |
|     |            | POR, write                      |

# 22.19 M\_IOWU\_EN

#### Table 94. M\_IOWU\_EN register bit allocation

| Bit   | 15     | 14    | 13       | 12       | 11       | 10       | 9 | 8 |
|-------|--------|-------|----------|----------|----------|----------|---|---|
| Write | 0      | 0     | 0        | 0        | 0        | 0        | 0 | 0 |
| Read  | 0      | 0     | 0        | 0        | 0        | 0        | 0 | 0 |
| Reset | 0      | 0     | 0        | 0        | 0        | 0        | 0 | 0 |
| Bit   | 7      | 6     | 5        | 4        | 3        | 2        | 1 | 0 |
| Write | HVIO1_ | WUEN  | WK3_V    | WK3_WUEN |          | WK2_WUEN |   | 0 |
| Read  | HVIO1_ | _WUEN | WK3_WUEN |          | WK2_WUEN |          | 0 | 0 |
| Reset | 0      | 1     | 0        | 1        | 0        | 1        | 0 | 0 |

Table 95. M\_IOWU\_EN register bit description

| Bit    | Symbol        | Description                                      |  |  |  |  |  |
|--------|---------------|--|--|--|--|--|--|
|        |               | Configure WAKE2 wake-up and interrupt capability |  |  |  |  |  |
|        |               | 00 No wake-up and no interrupt                   |  |  |  |  |  |
| 2 to 3 | WK2 WUEN      | 01 Wake-up only                                  |  |  |  |  |  |
| 2 10 3 | WKZ_WOLN      | 10 Interrupt only                                |  |  |  |  |  |
|        |               | 11 Wake-up and interrupt                         |  |  |  |  |  |
|        |               | POR or Fail-safe state                           |  |  |  |  |  |
|        |               | Configure WAKE3 wake-up and interrupt capability |  |  |  |  |  |
|        |               | 00 No wake-up and no interrupt                   |  |  |  |  |  |
| 4 to 5 | WK3_WUEN      | 01 Wake-up only                                  |  |  |  |  |  |
| 4 10 3 | WK3_WOEN      | 10 Interrupt only                                |  |  |  |  |  |
|        |               | 11 Wake-up and interrupt                         |  |  |  |  |  |
|        |               | POR or Fail-safe state                           |  |  |  |  |  |
|        |               | Configure HVIO1 wake-up and interrupt capability |  |  |  |  |  |
|        |               | 00 No wake-up and no interrupt                   |  |  |  |  |  |
| 6 to 7 | HV/104 W/LIEN | 01 Wake=up only                                  |  |  |  |  |  |
| 0 10 7 | HVIO1_WUEN    | 10 Interrupt only                                |  |  |  |  |  |
|        |               | 11 Wake-up and interrupt                         |  |  |  |  |  |
|        |               | POR or Fail-safe state                           |  |  |  |  |  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 22.20 M\_IOWU\_FLG

Table 96. M\_IOWU\_FLG register bit allocation

| Bit   | 15 | 14 | 13         | 12 | 11 | 10       | 9        | 8 |
|-------|----|----|------------|----|----|----------|----------|---|
| Write | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |
| Read  | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |
| Reset | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |
| Bit   | 7  | 6  | 5          | 4  | 3  | 2        | 1        | 0 |
| Write | 0  | 0  | HVIO1_WU_I | 0  | 0  | WK3_WU_I | WK2_WU_I | 0 |
| Read  | 0  | 0  | HVIO1_WU_I | 0  | 0  | WK3_WU_I | WK2_WU_I | 0 |
| Reset | 0  | 0  | 0          | 0  | 0  | 0        | 0        | 0 |

#### Go to main register map

Table 97. M\_IOWU\_FLG register bit description

| Bit | Symbol        | Description                            |
|-----|---------------|--|
|     |               | Report WAKE2 wake-up event             |
| 1   | WK2 WU I      | 0 No wake-up by WAKE2 (level)          |
| '   | VVK2_VVO_1    | 1 Wake-up by WAKE2 occurred (level)    |
|     |               | POR, Go to LP modes (clear_all_wu_flg) |
|     |               | Report WAKE3 wake-up event             |
| 2   | 14//CO 14// L | 0 No wake-up by WAKE3 (level)          |
| 2   | WK3_WU_I      | 1 Wake-up by WAKE3 occurred (level)    |
|     |               | POR, Go to LP modes (clear_all_wu_flg) |
|     |               | Report HVIO1 wake-up event             |
| 5   | HVIO1_WU_I    | 0 No wake-up by HVIO1 (level)          |
| 3   |               | 1 Wake-up by HVIO1 occurred (level)    |
|     |               | POR, Go to LP modes (clear_all_wu_flg) |

# 22.21 M\_WU1\_EN

Table 98. M WU1 EN register bit allocation

| Bit         15         14         13         12         11         10         9         8           Write         0         0         0         0         0         0         0         0           Read         0         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         0         0         LDT_WUEN         0         0         CAN_WUEN           Read         0         0         0         0         0         0         1           Reset         0         0         0         0         0         0         0         1  | Table 30. IVI_ | able 50. M_WOT_LIN register bit anocation |    |          |    |    |    |          |      |
|--|----------------|---|----|----------|----|----|----|----------|------|
| Read         0 | Bit            | 15  | 14 | 13       | 12 | 11 | 10 | 9        | 8    |
| Reset         0         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         0         0         LDT_WUEN         0         0         CAN_WUEN           Read         0         0         LDT_WUEN         0         0         CAN_WUEN   | Write          | 0   | 0  | 0        | 0  | 0  | 0  | 0        | 0    |
| Bit         7         6         5         4         3         2         1         0           Write         0         0         LDT_WUEN         0         0         CAN_WUEN           Read         0         0         LDT_WUEN         0         0         CAN_WUEN   | Read           | 0   | 0  | 0        | 0  | 0  | 0  | 0        | 0    |
| Write         0         0         LDT_WUEN         0         0         CAN_WUEN           Read         0         0         LDT_WUEN         0         0         CAN_WUEN   | Reset          | 0   | 0  | 0        | 0  | 0  | 0  | 0        | 0    |
| Read         0         0         LDT_WUEN         0         0         CAN_WUEN   | Bit            | 7   | 6  | 5        | 4  | 3  | 2  | 1        | 0    |
|  | Write          | 0   | 0  | LDT_WUEN |    | 0  | 0  | CAN_     | WUEN |
| Reset 0 0 0 0 0 0 0 1  | Read           | 0   | 0  | LDT_WUEN |    | 0  | 0  | CAN_WUEN |      |
|  | Reset          | 0   | 0  | 0        | 0  | 0  | 0  | 0        | 1    |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 99. M\_WU1\_EN register bit description

| Bit    | Symbol   | Description                                    |
|--------|----------|--|
|        |          | Configure CAN wake-up and interrupt capability |
|        |          | 00 No wake-up and no interrupt                 |
| 0 to 1 | CAN WUEN | 01 Wake-up only                                |
| 0 10 1 | CAN_WOEN | 10 Interrupt only                              |
|        |          | 11 Wake-up and interrupt                       |
|        |          | POR or Fail-safe state                         |
|        |          | Configure LDT wake-up and interrupt capability |
|        |          | 00 No wake-up and no interrupt                 |
| 4 to 5 | LDT_WUEN | 01 Wake-up only                                |
| 4 10 5 | LD1_WOEN | 10 Interrupt only                              |
|        |          | 11 Wake-up and interrupt                       |
|        |          | POR or Fail-safe state                         |

# 22.22 M\_WU1\_FLG

#### Table 100. M\_WU1\_FLG register bit allocation

| Bit   | 15        | 14         | 13        | 12           | 11 | 10       | 9      | 8           |
|-------|-----------|------------|-----------|--------------|----|----------|--------|-------------|
| Write | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |
| Read  | 0         | 0          | 0         | 0            | 0  | 0        | FS_EVT | EXT_RSTB_WU |
| Reset | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |
| Bit   | 7         | 6          | 5         | 4            | 3  | 2        | 1      | 0           |
| Write | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |
| Read  | WD_OFL_WU | V1_UVLP_WU | INT_TO_WU | GO2NORMAL_WU | 0  | LDT_WU_I | 0      | CAN_WU_I    |
| Reset | 0         | 0          | 0         | 0            | 0  | 0        | 0      | 0           |

Table 101. M\_WU1\_FLG register bit description

| Bit | Symbol       | Description   |  |  |  |
|-----|--------------|---|--|--|--|
|     | CAN_WU_I     | Report CAN wake-up event                                  |  |  |  |
| 0   |              | 0 No wake-up by CAN                                       |  |  |  |
| U   |              | 1 Wake-up by CAN occurred                                 |  |  |  |
|     |              | POR, Go to LP modes (clear_all_wu_flg)                    |  |  |  |
|     | LDT_WU_I     | Report LDT wake-up event                                  |  |  |  |
| 2   |              | 0 No wake-up by LDT                                       |  |  |  |
| 2   |              | 1 Wake-up by LDT occurred                                 |  |  |  |
|     |              | POR, Go to LP modes (clear_all_wu_flg)                    |  |  |  |
|     | GO2NORMAL_WU | Report GO2NORMAL request from MCU wake-up event           |  |  |  |
| 4   |              | 0 No wake-up by MCU GO2NORMAL request                     |  |  |  |
| 4   |              | 1 Wake-up by MCU GO2NORMAL request occurred               |  |  |  |
|     |              | POR, Go to LP modes (clear_all_wu_flg)                    |  |  |  |
|     | INT_TO_WU    | Report a wake-up event generated by an interrupt time out |  |  |  |
| 5   |              | 0 No wake-up generated by Interrupt time out              |  |  |  |
| 3   |              | 1 Wake-up by Interrupt Time Out occurred                  |  |  |  |
|     |              | POR, Go to LP modes (clear_all_wu_flg)                    |  |  |  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 101. M\_WU1\_FLG register bit description...continued

| Bit | Symbol      | Description  |  |  |  |
|-----|-------------|--|--|--|--|
|     | V1_UVLP_WU  | Report V1 LPON undervoltage wake-up event                |  |  |  |
| 6   |             | 0 No wake-up by V1 LPON undervoltage                     |  |  |  |
| 0   |             | 1 Wake-up by V1 LPON undervoltage occurred               |  |  |  |
|     |             | POR, Go to LP modes (clear_all_wu_flg)                   |  |  |  |
|     | WD_OFL_WU   | Report watchdog max error failure wake-up event          |  |  |  |
| 7   |             | 0 No wake-up by max error failure                        |  |  |  |
| ,   |             | 1 Wake-up by watchdog max error failure occurred         |  |  |  |
|     |             | POR, Go to LP modes (clear_all_wu_flg)                   |  |  |  |
|     | EXT_RSTB_WU | Report RSTB assertion wake-up event                      |  |  |  |
| 8   |             | 0 No wake-up by to RSTB assertion                        |  |  |  |
| 0   |             | 1 Wake-up by to RSTB assertion occurred                  |  |  |  |
|     |             | POR, Go to LP modes (clear_all_wu_flg)                   |  |  |  |
|     | FS_EVT      | Report a fail-safe event                                 |  |  |  |
| 9   |             | 0 No fail-safe event                                     |  |  |  |
| ษ   |             | 1 Fail-safe event occurred (FSM went to Fail-safe state) |  |  |  |
|     |             | POR, or clear on write (write '1')                       |  |  |  |

# 22.23 M\_AMUX\_CTRL

Table 102. M\_AMUX\_CTRL register bit allocation

| Bit   | 15 | 14 | 13 | 12   | 11          | 10 | 9       | 8        |
|-------|----|----|----|------|-------------|----|---------|----------|
| Write | 0  | 0  | 0  | 0    | AMUX_PD_DIS | 0  | AMUX_EN | AMUX_DIV |
| Read  | 0  | 0  | 0  | 0    | 0           | 0  | AMUX_EN | AMUX_DIV |
| Reset | 0  | 0  | 0  | 0    | 0           | 0  | 0       | 0        |
| Bit   | 7  | 6  | 5  | 4    | 3           | 2  | 1       | 0        |
| Write | 0  | 0  | 0  | AMUX |             |    |         |          |
| Read  | 0  | 0  | 0  | AMUX |             |    |         |          |
| Reset | 0  | 0  | 0  | 0    | 0           | 0  | 0       | 0        |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 103. M\_AMUX\_CTRL register bit description

| Bit    | Symbol      | Description  |  |  |  |
|--------|-------------|--|--|--|--|
|        |             | Select AMUX input channel  |  |  |  |
|        |             | 00000 AGND is selected   |  |  |  |
|        |             | 00001 V1p6 internal voltage (VDIG) is selected   |  |  |  |
|        |             | 00010 V1 voltage is selected   |  |  |  |
|        |             | 00011 Reserved   |  |  |  |
|        |             | 00100 V3 voltage is selected   |  |  |  |
|        |             | 00101 VBOS internal voltage is selected  |  |  |  |
|        |             | 00110 VSUP voltage is selected (divider ratio configurable by SPI)                                       |  |  |  |
|        |             | 00111  |  |  |  |
|        |             | 01000  |  |  |  |
|        |             | 01001  |  |  |  |
| 0 to 4 | AMUX        | 01010  |  |  |  |
| 0 10 4 | AMUX        | 01011  |  |  |  |
|        |             | 01100 V1 TWARN temperature sensor (die temperature sensor) is selected temperature sensor (0.4 V-1.65 V) |  |  |  |
|        |             | 01101 V1 TSD temperature sensor is selected (0.4 V-1.65 V)   |  |  |  |
|        |             | 01110 Reserved   |  |  |  |
|        |             | 01111 V3 temperature sensor is selected  |  |  |  |
|        |             | 10000 VDDIO not divided is selected  |  |  |  |
|        |             | 10001 CAN temperature sensor is selected (0.4 V-1.65 V)  |  |  |  |
|        |             | 10010 VMON_EXT pin voltage is selected   |  |  |  |
|        |             | 10011 low-power main band gap is selected (0.995 V-1.005 V)  |  |  |  |
|        |             | 10100 VANA (main analog voltage supply) is selected (1.3 V-1.65 V)                                       |  |  |  |
|        |             | 10101 VCC5CAN pin voltage is selected (3.3 V-5.5 V)  |  |  |  |
|        |             | POR  |  |  |  |
|        | AMUX_DIV    | Select AMUX divider ratio for high-voltage channels  |  |  |  |
| 8      |             | 0 Low divider ratio is selected (div by 7.5)   |  |  |  |
| O .    |             | 1 High divider ratio is selected (div by 14)   |  |  |  |
|        |             | POR  |  |  |  |
|        | AMUX_EN     | Enable AMUX block  |  |  |  |
| 9      |             | 0 AMUX is disabled (HIZ, int pulldown)   |  |  |  |
| 9      |             | 1 AMUX is enabled in Normal mode only  |  |  |  |
|        |             | POR  |  |  |  |
|        | AMUX_PD_DIS | Disable AMUX pulldown  |  |  |  |
| 11     |             | 0 AMUX pin pulldown is enabled   |  |  |  |
| 11     |             | 1 AMUX pin pulldown is disabled  |  |  |  |
|        |             | POR  |  |  |  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 22.24 M\_LDT\_CFG1

#### Table 104. M\_LDT\_CFG1 register bit allocation

| Bit   | 15 | 14            | 13 | 12      | 11     | 10 | 9 | 8 |  |  |  |
|-------|----|---------------|----|---------|--------|----|---|---|--|--|--|
| Write |    | LDT_AFTER_RUN |    |         |        |    |   |   |  |  |  |
| Read  |    |               |    | LDT_AFT | ER_RUN |    |   |   |  |  |  |
| Reset | 0  | 0             | 0  | 0       | 0      | 0  | 0 | 0 |  |  |  |
| Bit   | 7  | 6             | 5  | 4       | 3      | 2  | 1 | 0 |  |  |  |
| Write |    |               |    | LDT_AFT | ER_RUN |    |   |   |  |  |  |
| Read  |    | LDT_AFTER_RUN |    |         |        |    |   |   |  |  |  |
| Reset | 0  | 0             | 0  | 0       | 0      | 0  | 0 | 0 |  |  |  |

### Go to main register map

#### Table 105. M\_LDT\_CFG1 register bit description

| Bit     | Symbol        | Description                                |
|---------|---------------|--|
|         |               | Configure and read the after-run LDT timer |
| 0 to 15 | LDT_AFTER_RUN | LDT timer value in Normal mode             |
|         |               | POR, LDT count started                     |

# 22.25 M\_LDT\_CFG2

#### Table 106. M LDT CFG2 register bit allocation

|       | · · · · · · · · · · · · · · · · · · · |           |    |       |       |    |   |   |  |  |
|-------|---------------------------------------|-----------|----|-------|-------|----|---|---|--|--|
| Bit   | 15                                    | 14        | 13 | 12    | 11    | 10 | 9 | 8 |  |  |
| Write | LDT_WUP_L                             |           |    |       |       |    |   |   |  |  |
| Read  |                                       |           |    | LDT_V | VUP_L |    |   |   |  |  |
| Reset | 0                                     | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |
| Bit   | 7                                     | 6         | 5  | 4     | 3     | 2  | 1 | 0 |  |  |
| Write |                                       | ,         |    | LDT_V | VUP_L |    |   |   |  |  |
| Read  |                                       | LDT_WUP_L |    |       |       |    |   |   |  |  |
| Reset | 0                                     | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |

#### Go to main register map

#### Table 107. M LDT CFG2 register bit description

| Bit     | Symbol    | Description  |
|---------|-----------|--|
|         |           | Configure and read the 16 less significant bits of wake-up LDT timer |
| 0 to 15 | LDT_WUP_L | LDT timer value in LP mode (LSB)                                     |
|         |           | POR, LDT count started   |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 22.26 M\_LDT\_CFG3

#### Table 108. M\_LDT\_CFG3 register bit allocation

|       |    | •         |    |       |       |    |   |   |  |  |
|-------|----|-----------|----|-------|-------|----|---|---|--|--|
| Bit   | 15 | 14        | 13 | 12    | 11    | 10 | 9 | 8 |  |  |
| Write | 0  | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |
| Read  | 0  | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |
| Reset | 0  | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |
| Bit   | 7  | 6         | 5  | 4     | 3     | 2  | 1 | 0 |  |  |
| Write |    |           |    | LDT_V | /UP_H |    |   |   |  |  |
| Read  |    | LDT_WUP_H |    |       |       |    |   |   |  |  |
| Reset | 0  | 0         | 0  | 0     | 0     | 0  | 0 | 0 |  |  |

#### Go to main register map

#### Table 109. M\_LDT\_CFG3 register bit description

| Bit    | Symbol    | Description   |
|--------|-----------|---|
|        |           | Configure and read the 8 more significant bits of LDT wake-up timer |
| 0 to 7 | LDT_WUP_H | LDT timer value in LP mode (MSB)                                    |
|        |           | POR, LDT count started  |

# 22.27 M\_LDT\_CTRL

### Table 110. M\_LDT\_CTRL register bit allocation

|       |        | •  |          |    |         |          |        |         |
|-------|--------|----|----------|----|---------|----------|--------|---------|
| Bit   | 15     | 14 | 13       | 12 | 11      | 10       | 9      | 8       |
| Write | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |
| Read  | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |
| Reset | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |
| Bit   | 7      | 6  | 5        | 4  | 3       | 2        | 1      | 0       |
| Write | LDT2LP |    | LDT_FNCT |    | LDT_SEL | LDT_MODE | LDT_EN | -       |
| Read  | LDT2LP |    | LDT_FNCT |    |         | LDT_MODE | LDT_EN | LDT_RUN |
| Reset | 0      | 0  | 0        | 0  | 0       | 0        | 0      | 0       |

### Go to main register map

### Table 111. M\_LDT\_CTRL register bit description

| Table 11. In_LD1_01KL register bit description |           |                           |  |
|--|-----------|---------------------------|--|
| Bit  | Symbol    | Description               |  |
|  |           | LDT status                |  |
| 0  | I DT DIIN | 0 LDT is idle             |  |
| 0  | LDT_RUN   | 1 LDT is busy             |  |
|  |           | POR, LDT stopped          |  |
|  |           | Start LDT timer operation |  |
| 1  | LDT EN    | 0 LDT is disabled         |  |
| 1  | LDI_EN    | 1 LDT starts counting     |  |
|  |           | POR                       |  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 111. M\_LDT\_CTRL register bit description...continued

| Bit    | Symbol        | Description   |
|--------|---------------|---|
|        |               | Set LDT operation mode  |
| 2      | LDT MODE      | 0 LDT is set to long count (1 s)                                  |
| 2      | LDT_MODE      | 1 LDT is set to short count (128 us)                              |
|        |               | POR   |
|        |               | Configure and read LDT timer selection                            |
| 3      | LDT_SEL       | 0 Target value of wake-up LDT timer can be read or write          |
| 3      | LDI_3EL       | 1 Real-time value of 24-bits timer is reported (once LDT stopped) |
|        |               | POR   |
|        |               | Select LDT function   |
|        |               | 000 Function1 is selected   |
|        |               | 001 Function2 is selected   |
|        |               | 010 Function3 is selected   |
| 4 to 6 | LDT_FNCT[2:0] | 011 Function4 is selected   |
| 4 10 0 | LDI_FNCT[2.0] | 100 Function5 is selected   |
|        |               | 101 Not used  |
|        |               | 110 Not used  |
|        |               | 111 Not used  |
|        |               | POR   |
|        |               | Select LP mode transition from LDT F2 and F3                      |
| 7      | LDT2LP        | 0 Go to LPOFF   |
|        | LDIZEF        | 1 Go to LPON  |
|        |               | POR   |

# 22.28 M\_CAN

Table 112. M\_CAN register bit allocation

| able 112. III_OAN register bit anocation |                       |    |            |    |                  |                    |              |           |  |
|--|-----------------------|----|------------|----|------------------|--------------------|--------------|-----------|--|
| Bit                                      | 15                    | 14 | 13         | 12 | 11               | 10                 | 9            | 8         |  |
| Write                                    | 0                     | 0  | 0          | 0  | 0                | CAN_WU_<br>TMR_BYP | CAN_MODE     |           |  |
| Read                                     | 0                     | 0  | 0          | 0  | 0                | CAN_WU_<br>TMR_BYP | CAN_MODE     |           |  |
| Reset                                    | 0                     | 0  | 0          | 0  | 0                | 0                  | 0            | 0         |  |
| Bit                                      | 7                     | 6  | 5          | 4  | 3                | 2                  | 1            | 0         |  |
| Write                                    | 0                     | 0  | CAN_FS_DIS | 0  | 0                | 0                  | CAN_TXD_TO_I | CAN_TSD_I |  |
| Read                                     | CAN_ACTIVE_<br>MODE_S | 0  | CAN_FS_DIS | 0  | CAN_<br>TXD_TO_S | CAN_TSD_S          | CAN_TXD_TO_I | CAN_TSD_I |  |
| Reset                                    | 0                     | 0  | 0          | 0  | 0                | 0                  | 0            | 0         |  |

## Go to main register map

Table 113. M\_CAN register bit description

| Bit      | Symbol           | Description   |
|----------|------------------|---|
| <u>.</u> |                  | Report CAN overtemperature event                                |
| 0        | CAN_TSD_I        | 0 No event detected   |
| U        | CAN_13D_1        | 1 CAN thermal shutdown occurred                                 |
|          |                  | POR, or clear on write (write '1')                              |
|          |                  | Report CAN TXD dominant timeout event                           |
| 1        | CAN_TXD_TO_I     | 0 No event detected   |
| 1        | CAN_IXD_IO_I     | 1 Dominant timeout occurred                                     |
|          |                  | POR, or clear on write (write '1')                              |
|          |                  | Real-time status of CAN thermal shutdown                        |
| 2        | CAN_TSD_S        | 0 Tj < thermal shutdown limit                                   |
| 2        | CAN_13D_3        | 1 Tj > thermal shutdown limit                                   |
|          |                  | Real-time information   |
|          |                  | Real-time status of CAN transceiver TXD dominant timeout        |
| 3        | CAN TVD TO S     | 0 Normal operation  |
| 3        | CAN_TXD_TO_S     | 1 TXD dominant timeout condition is present                     |
|          |                  | Real-time information   |
|          | CAN EQ DIQ       | Disable the CAN when RSTB or LIMP0 is activated                 |
| 5        |                  | 0 CAN transceiver is set offline                                |
| 5        | CAN_FS_DIS       | 1 CAN transceiver keeps the current state                       |
|          |                  | POR   |
|          |                  | Real-time status of CAN mode                                    |
| 7        | CAN_ACTIVE_      | 0 CAN is neither in listen-only mode nor in Normal mode         |
| ,        | MODE_S           | 1 CAN is either in listen-only mode or in Normal mode           |
|          |                  | Real-time information   |
|          |                  | Select the CAN mode control                                     |
|          |                  | 00 Transceiver offline (TX and RX disabled)                     |
| 8 to 9   | CAN_MODE         | 01 Transceiver receive-only mode (TX disabled and RX enabled)   |
| 0109     | CAN_WODE         | 10 Transceiver active mode (TX and RX enabled) reacting on V3UV |
|          |                  | 11 Transceiver active mode (TX and RX enabled) reacting on V3UV |
|          |                  | POR   |
|          |                  | Bypass CANRXD assert low after CAN WU                           |
| 10       | CAN WILL TMD DVD | 0 Trxd_wu_timeout not bypassed                                  |
| 10       | CAN_WU_TMR_BYP   | 1 Trxd_wu_timeout bypassed                                      |
|          |                  | POR   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 22.29 M\_CAN\_MSK

Table 114. M\_CAN register bit allocation

| Bit   | 15 | 14 | 13 | 12              | 11 | 10 | 9            | 8         |
|-------|----|----|----|-----------------|----|----|--------------|-----------|
| Write | 0  | 0  | 0  | 0               | 0  | 0  | 0            | 0         |
| Read  | 0  | 0  | 0  | 0               | 0  | 0  | 0            | 0         |
| Reset | 0  | 0  | 0  | 0               | 0  | 0  | 0            | 0         |
| Bit   | 7  | 6  | 5  | 4               | 3  | 2  | 1            | 0         |
| Write | 0  | 0  | 0  |                 | 0  |    | CAN_TXD_TO_M | CAN_TSD_M |
| Read  | 0  | 0  | 0  | CAN_FSM_STATE_S |    |    | CAN_TXD_TO_M | CAN_TSD_M |
| Reset | 0  | 0  | 0  | 0               | 0  | 0  | 0            | 0         |

### Go to main register map

Table 115. M\_CAN\_MSK register bit description

| Bit    | Symbol              | Description                                |
|--------|---------------------|--|
|        |                     | Inhibit CAN temperature shutdown interrupt |
| 0      | CAN_TSD_M           | 0 Interrupt is not inhibited               |
| U      | CAN_13D_W           | 1 Interrupt is inhibited                   |
|        |                     | POR, or clear on write (write '1')         |
|        |                     | Inhibit CAN TXD Dominant timeout interrupt |
| 1      | CAN_TXD_TO_M        | 0 Interrupt is not inhibited               |
| '      | CAN_TAD_TO_W        | 1 Interrupt is inhibited                   |
|        |                     | POR, or clear on write (write '1')         |
|        |                     | Report the CAN state machine state         |
|        |                     | 000 CAN OFF                                |
|        |                     | 001 CAN_WAKE_CAPABLE                       |
|        |                     | 010 Invalid state                          |
| 2 to 4 | CAN_FSM_STATE_S     | 011 CAN_OFF                                |
| 2 10 4 | 0/114_1 0M_01/112_0 | 100 Invalid state                          |
|        |                     | 101 CAN_LISTEN_ONLY                        |
|        |                     | 110 Invalid state                          |
|        |                     | 111 CAN_ACTIVE                             |
|        |                     | Real-time information                      |

## 22.30 M\_MEMORY0

Table 116. M\_MEMORY0 register bit allocation

|       | and the milmemorth regions by anobation |         |    |      |      |    |   |   |  |  |
|-------|---|---------|----|------|------|----|---|---|--|--|
| Bit   | 15                                      | 14      | 13 | 12   | 11   | 10 | 9 | 8 |  |  |
| Write |   | MEMORY0 |    |      |      |    |   |   |  |  |
| Read  |   | MEMORY0 |    |      |      |    |   |   |  |  |
| Reset | 0                                       | 0       | 0  | 0    | 0    | 0  | 0 | 0 |  |  |
| Bit   | 7                                       | 6       | 5  | 4    | 3    | 2  | 1 | 0 |  |  |
| Write |   |         |    | MEMO | DRY0 |    |   |   |  |  |
| Read  |   | MEMORY0 |    |      |      |    |   |   |  |  |
| Reset | 0                                       | 0       | 0  | 0    | 0    | 0  | 0 | 0 |  |  |

### Go to main register map

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 117. M\_MEMORY0 register bit description

| Bit     | Symbol  | Description                       |
|---------|---------|-----------------------------------|
|         | MEMORY0 | Provide 16 memory bits            |
| 0 to 15 |         | Read or write MEMORY0 memory bits |
|         |         | Reset on power-on reset (POR)     |

# 22.31 M\_MEMORY1

#### Table 118. M MEMORY1 register bit allocation

| Bit   | 15 | 14      | 13 | 12   | 11   | 10 | 9 | 8 |  |  |
|-------|----|---------|----|------|------|----|---|---|--|--|
| Write |    | MEMORY1 |    |      |      |    |   |   |  |  |
| Read  |    | MEMORY1 |    |      |      |    |   |   |  |  |
| Reset | 0  | 0       | 0  | 0    | 0    | 0  | 0 | 0 |  |  |
| Bit   | 7  | 6       | 5  | 4    | 3    | 2  | 1 | 0 |  |  |
| Write |    |         |    | MEMO | DRY1 |    |   |   |  |  |
| Read  |    | MEMORY1 |    |      |      |    |   |   |  |  |
| Reset | 0  | 0       | 0  | 0    | 0    | 0  | 0 | 0 |  |  |

### Go to main register map

## Table 119. M\_MEMORY1 register bit description

| Bit     | Symbol  | Description                       |
|---------|---------|-----------------------------------|
|         | MEMORY1 | Provide 16 memory bits            |
| 0 to 15 |         | Read or write MEMORY1 memory bits |
|         |         | Reset on power-on reset (POR)     |

# 22.32 M\_HW\_ID

#### Table 120. M HW ID register bit allocation

| Bit   | 15         | 14               | 13               | 12               | 11                | 10                | 9                | 8                |
|-------|------------|------------------|------------------|------------------|-------------------|-------------------|------------------|------------------|
| Write | 0          | LIMP0_<br>TH_SEL | HIDW2_<br>TH_SEL | HIDW3_<br>TH_SEL | HIDW2_<br>10MA_EN | HIDW3_<br>10MA_EN | HIDW2_<br>ENABLE | HIDW3_<br>ENABLE |
| Read  | 0          | LIMP0_<br>TH_SEL | HIDW2_<br>TH_SEL | HIDW3_<br>TH_SEL | HIDW2_<br>10MA_EN | HIDW3_<br>10MA_EN | HIDW2_<br>ENABLE | HIDW3_<br>ENABLE |
| Reset | 0          | 0                | 0                | 0                | 0                 | 0                 | 0                | 0                |
| Bit   | 7          | 6                | 5                | 4                | 3                 | 2                 | 1                | 0                |
| Write | HIDW2PU_EN | HIDW2PU_DIS      | HIDW2PD_EN       | HIDW2PD_DIS      | HIDW3PU_EN        | HIDW3PU_DIS       | HIDW3PD_EN       | HIDW3PD_DIS      |
| Read  | 0          | 0                | 0                | 0                | 0                 | 0                 | 0                | 0                |
| Reset | 0          | 0                | 0                | 0                | 0                 | 0                 | 0                | 0                |

#### Go to main register map

## Table 121. M\_HW\_ID register bit description

| TUDIC IZI. | Table 121: III_1144_IB register bit description |   |  |  |  |  |  |
|------------|---|---|--|--|--|--|--|
| Bit        | Symbol  | Description   |  |  |  |  |  |
|            | HIDW3PD_DIS                                     | Request to disable HWID pulldown for WAKE 3         |  |  |  |  |  |
| 0          |   | 0 No effect (pulldown remains in its current state) |  |  |  |  |  |
| 0          |   | 1 Request to disable pulldown                       |  |  |  |  |  |
|            |   | POR   |  |  |  |  |  |

Table 121. M\_HW\_ID register bit description...continued

| Bit | Symbol        | Description   |
|-----|---------------|---|
|     |               | Request to enable HWID pulldown for WAKE 3                                    |
| 4   |               | 0 No effect (pulldown remains in its current state)                           |
| 1   | HIDW3PD_EN    | 1 Request to enable pulldown  |
|     |               | POR   |
|     |               | Request to disable HWID pullup for WAKE 3                                     |
|     |               | 0 No effect (pullup remains in its current state)                             |
| 2   | HIDW3PU_DIS   | 1 Request to disable pullup   |
|     |               | POR   |
|     |               | Request to enable HWID pullup for WAKE 3                                      |
|     |               | 0 No effect (pullup remains in its current state)                             |
| 3   | HIDW3PU_EN    | 1 Request to enable pullup  |
|     |               | POR   |
|     |               | Request to disable HWID pulldown for WAKE 2                                   |
|     |               | 0 No effect (pulldown remains in its current state)                           |
| 4   | HIDW2PD_DIS   | 1 Request to disable pulldown   |
|     |               | POR   |
|     |               | Request to enable HWID pulldown for WAKE 3                                    |
|     |               | 0 No effect (pulldown remains in its current state)                           |
| 5   | HIDW2PD_EN    | 1 Request to enable pulldown  |
|     |               | POR   |
|     |               | Request to disable HWID pullup for WAKE 2                                     |
|     | HIDW2PU_DIS   | 0 No effect (pullup remain in its current state)                              |
| 6   |               | 1 Request to disable pullup   |
|     |               | POR   |
|     |               | Request to enable HWID pullup for WAKE 2                                      |
|     |               | 0 No effect (pullup remains in its current state)                             |
| 7   | HIDW2PU_EN    | 1 Request to enable pullup  |
|     |               | POR   |
|     |               | Request to use WAKE3 pin as HID   |
|     |               | 0 WAKE3 not used as HID   |
| 8   | HIDW3_ENABLE  | 1 WAKE3 used as HID (set by user when configuring PU/PD)                      |
|     |               | POR   |
|     |               | Request to use WAKE2 pin as HID   |
|     |               | 0 WAKE2 not used as HID   |
| 9   | HIDW2_ENABLE  | 1 WAKE2 used as HID (set by user when configuring PU/PD)                      |
|     |               | POR   |
|     |               |   |
|     |               | HID1 (WAKE3 pin) current source selection                                     |
| 10  | HIDW3_10MA_EN | 0 Lower-current setting for PU/PD  1 Higher-current setting for PU/PD (10 mA) |
|     |               |   |
|     |               | POR   |
|     |               | HID0 (WAKE2 pin) current source selection                                     |
| 11  | HIDW2_10MA_EN | 0 Lower-current setting for PU/PD   |
|     |               | 1 Higher-current setting for PU/PD (10 mA)                                    |
|     |               | POR   |

Table 121. M\_HW\_ID register bit description...continued

| Bit | Symbol         | Description                                |
|-----|----------------|--|
|     |                | HID1 (WAKE3 pin) input threshold selection |
| 12  | HIDW3_TH_SEL   | 0 Lower threshold                          |
| 12  | HIDW3_IH_SEL   | 1 Higher threshold                         |
|     |                | POR  |
|     |                | HID0 (WAKE2 pin) input threshold selection |
| 13  | HIDW2_TH_SEL   | 0 Lower threshold                          |
| 13  | TIIDWZ_TIT_SEE | 1 Higher threshold                         |
|     |                | POR  |
|     |                | LIMP0 input threshold selection            |
| 14  | LIMPO TH SEL   | 0 Lower threshold                          |
| 14  | LIMPO_IH_SEL   | 1 Higher threshold                         |
|     |                | POR  |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 23 Fail-safe register mapping

# 23.1 FS\_I\_OVUV\_CFG1

Table 122. FS I OVUV CFG1 register bit allocation

| Bit   | 15                        | 14 | 13 | 12                       | 11 | 10                        | 9                        | 8 |
|-------|---------------------------|----|----|--------------------------|----|---------------------------|--------------------------|---|
| Write | 0                         | 0  | 0  | V1MON_OV_<br>RSTB_IMPACT | 0  | V1MON_OV_<br>LIMP0_IMPACT | V1MON_UV_<br>RSTB_IMPACT | 0 |
| Read  | 0                         | 0  | 0  | V1MON_OV_<br>RSTB_IMPACT | 0  | V1MON_OV_<br>LIMP0_IMPACT | V1MON_UV_<br>RSTB_IMPACT | 0 |
| Reset | 0                         | 0  | 0  | OTP fuse                 | 0  | 1                         | OTP fuse                 | 0 |
| Bit   | 7                         | 6  | 5  | 4                        | 3  | 2                         | 1                        | 0 |
| Write | V1MON_UV_<br>LIMP0_IMPACT | 0  | 0  | 0                        | 0  | 0                         | 0                        | 0 |
| Read  | V1MON_UV_<br>LIMP0_IMPACT | 0  | 0  | 0                        | 0  | 0                         | 0                        | 0 |
| Reset | 1                         | 0  | 0  | 0                        | 0  | 0                         | 0                        | 0 |

### Go to safety-related register map

Table 123. FS I OVUV CFG1 register bit description

| Bit | Symbol                 | Description                        |
|-----|------------------------|------------------------------------|
|     |                        | Configure V1MON UV impact on LIMP0 |
| 7   | V1MON UV LIMPO IMPACT  | 0 No effect                        |
| ,   | V IMON_UV_LIMPU_IMPACT | 1 LIMP0 assertion                  |
|     |                        | POR                                |
|     |                        | Configure V1MON UV impact on RSTB  |
| 9   | V1MON_UV_RSTB_IMPACT   | 0 No effect                        |
| 9   |                        | 1 RSTB assertion                   |
|     |                        | OTP fuse load                      |
|     |                        | Configure V1MON OV impact on LIMP0 |
| 10  | V1MON_OV_LIMP0_IMPACT  | 0 No effect                        |
| 10  | V IMON_OV_LIMFO_IMFACT | 1 LIMP0 assertion                  |
|     |                        | POR                                |
|     |                        | Configure V1MON OV impact on RSTB  |
| 12  | V1MON OV RSTB IMPACT   | 0 No effect                        |
| 12  | V TWOTY_OV_TOTD_IMPACT | 1 RSTB assertion                   |
|     |                        | OTP fuse load                      |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 23.2 FS\_I\_OVUV\_CFG2

Table 124. FS\_I\_OVUV\_CFG2 register bit allocation

| Bit   | 15                            | 14 | 13                       | 12                       | 11                            | 10                            | 9                        | 8                             |
|-------|-------------------------------|----|--------------------------|--------------------------|-------------------------------|-------------------------------|--------------------------|-------------------------------|
| Write | 0                             | 0  | 0                        | V3MON_OV_<br>RSTB_IMPACT | 0                             | V3MON_<br>OV_LIMP0_<br>IMPACT | V3MON_UV_<br>RSTB_IMPACT | 0                             |
| Read  | 0                             | 0  | 0                        | V3MON_OV_<br>RSTB_IMPACT | 0                             | V3MON_<br>OV_LIMP0_<br>IMPACT | V3MON_UV_<br>RSTB_IMPACT | 0                             |
| Reset | 0                             | 0  | 0                        | OTP fuse                 | 0                             | 1                             | OTP fuse                 | 0                             |
| Bit   | 7                             | 6  | 5                        | 4                        | 3                             | 2                             | 1                        | 0                             |
| Write | V3MON_<br>UV_LIMP0_<br>IMPACT | 0  | V0MON_OV_<br>RSTB_IMPACT | 0                        | V0MON_<br>OV_LIMP0_<br>IMPACT | V0MON_UV_<br>RSTB_IMPACT      | 0                        | V0MON_<br>UV_LIMP0_<br>IMPACT |
| Read  | V3MON_<br>UV_LIMP0_<br>IMPACT | 0  | V0MON_OV_<br>RSTB_IMPACT | 0                        | V0MON_<br>OV_LIMP0_<br>IMPACT | V0MON_UV_<br>RSTB_IMPACT      | 0                        | V0MON_<br>UV_LIMP0_<br>IMPACT |
| Reset | 1                             | 0  | OTP fuse                 | 0                        | 1                             | OTP fuse                      | 0                        | 1                             |

## Go to safety-related register map

### Table 125. FS\_I\_OVUV\_CFG2 register bit description

| Bit | Symbol                   | Description                           |
|-----|--------------------------|---------------------------------------|
|     |                          | Configure VMON_EXT UV impact on LIMP0 |
| 0   | VOMONI LIVI LIMBO IMBACT | 0 No effect                           |
| 0   | V0MON_UV_LIMP0_IMPACT    | 1 LIMP0 assertion                     |
|     |                          | POR                                   |
|     |                          | Configure VMON_EXT UV impact on RSTB  |
| 2   | V0MON_UV_RSTB_IMPACT     | 0 No effect                           |
| 2   | VUMON_UV_RSTB_IMPACT     | 1 RSTB assertion                      |
|     |                          | OTP fuse load                         |
|     |                          | Configure VMON_EXT OV impact on LIMP0 |
| 3   | VOMONI OVI LIMBO IMBACT  | 0 No effect                           |
| 3   | V0MON_OV_LIMP0_IMPACT    | 1 LIMP0 assertion                     |
|     |                          | POR                                   |
|     |                          | Configure VMON_EXT OV impact on RSTB  |
| 5   | VOMONI OV DETR IMPACT    | 0 No effect                           |
| 5   | V0MON_OV_RSTB_IMPACT     | 1 RSTB assertion                      |
|     |                          | OTP fuse load                         |
|     |                          | Configure V3MON UV impact on LIMP0    |
| 7   | V3MON UV LIMPO IMPACT    | 0 No effect                           |
| 1   | V3MON_UV_LIMPU_IMPACT    | 1 LIMP0 assertion                     |
|     |                          | POR                                   |
|     |                          | Configure V3MON UV impact on RSTB     |
| 9   | V3MON_UV_RSTB_IMPACT     | 0 No effect                           |
| Э   | VSIVION_OV_RSTB_IMPACT   | 1 RSTB assertion                      |
|     |                          | OTP fuse load                         |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 125. FS\_I\_OVUV\_CFG2 register bit description...continued

| Bit | Symbol                   | Description                        |
|-----|--------------------------|------------------------------------|
|     |                          | Configure V3MON OV impact on LIMP0 |
| 10  | V3MON OV LIMPO IMPACT    | 0 No effect                        |
| 10  | V3INON_OV_LINIFO_INIFACT | 1 LIMP0 assertion                  |
|     |                          | POR                                |
|     | V3MON_OV_RSTB_IMPACT     | Configure V3MON OV impact on RSTB  |
| 12  |                          | 0 No effect                        |
| 12  |                          | 1 RSTB assertion                   |
|     |                          | OTP fuse load                      |

# 23.3 FS\_I\_ERRMON\_LIMP0\_CFG

### Table 126. FS\_I\_ERRMON\_LIMP0\_CFG register bit allocation

| Bit   | 15            | 14 | 13 | 12       | 11                      | 10              | 9        | 8                      |
|-------|---------------|----|----|----------|-------------------------|-----------------|----------|------------------------|
| Write | LIMP0_<br>GPO | 0  | 0  | 0        | 0                       | 0               | 0        | 0                      |
| Read  | LIMP0_<br>GPO | 0  | 0  | 0        | 0                       | 0               | 0        | 0                      |
| Reset | 0             | 0  | 0  | 0        | 0                       | 0               | 0        | 0                      |
| Bit   | 7             | 6  | 5  | 4        | 3                       | 2               | 1        | 0                      |
| Write | 0             | 0  | 0  | ERRMON_M | ERRMON_<br>FLT_POLARITY | ERRMON_         | ACK_TIME | ERRMON_FS_<br>REACTION |
| Read  | 0             | 0  | 0  | ERRMON_M | ERRMON_<br>FLT_POLARITY | ERRMON_ACK_TIME |          | ERRMON_FS_<br>REACTION |
| Reset | 0             | 0  | 0  | 0        | 0                       | 0               | 0        | 1                      |

### Go to safety-related register map

#### Table 127. FS\_I\_ERRMON\_LIMP0\_CFG register bit description

| Bit    | Symbol              | Description   |
|--------|---------------------|---|
|        |                     | Configure reaction on RSTb or fail-safe output when a fault is detected on ERRMON |
| 0      | ERRMON FS REACTION  | 0 LIMP0 only is asserted low in case of fault detection on ERRMON                 |
| 0      | ERRIMON_F3_REACTION | 1 RSTb and LIMP0 only is asserted low in case of fault detected on ERRMON         |
|        |                     | POR   |
|        |                     | Configure acknowledge timing following a fault detection on ERRMON                |
|        |                     | 00 0 ms   |
| 1 to 2 | EDDMON ACK TIME     | 01 2 ms   |
| 1 10 2 | ERRMON_ACK_TIME     | 10 4 ms   |
|        |                     | 11 8 ms   |
|        |                     | POR   |
|        |                     | Configure ERRMON fault polarity   |
| 3      | ERRMON_FLT_POLARITY | 0 Low-level is a fault after a negative-edge transition                           |
| 3      |                     | 1 High-level is a fault after a positive-edge transition                          |
|        |                     | POR   |
|        |                     | Interruption mask on ERRMON   |
| 4      | EDDMON M            | 0 Interruption not masked   |
| 4      | ERRMON_M            | 1 Interruption masked   |
|        |                     | POR   |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 127. FS\_I\_ERRMON\_LIMP0\_CFG register bit description...continued

| Bit | Symbol    | Description                  |
|-----|-----------|------------------------------|
|     |           | Configure LIMP0 pin behavior |
| 15  | LIMP0 GPO | 0 LIMP0 is a safety pin      |
|     | _         | 1 LIMP0 is a GPO             |
|     |           | POR                          |

# 23.4 FS\_I\_FSSM\_CFG

### Table 128. FS\_I\_FSSM\_CFG register bit allocation

| Bit   | 15                | 14                      | 13         | 12                       | 11          | 10       | 9   | 8                 |  |
|-------|-------------------|-------------------------|------------|--------------------------|-------------|----------|-----|-------------------|--|
|       | -                 |                         |            |                          | • • •       |          | •   | _                 |  |
| Write | RSTB_<br>REQ_EN   | EXT_<br>RSTB_DIS        | RSTB8S_DIS | RSTB_DUR                 | 0           | 0        | 0   | FLT_ERR_<br>LIMIT |  |
| Read  | RSTB_<br>REQ_EN   | EXT_<br>RSTB_DIS        | RSTB8S_DIS | RSTB_DUR                 | 0           | 0        | 0   | FLT_ERR_<br>LIMIT |  |
| Reset | 0                 | 0                       | OTP fuse   | 0                        | 0           | 0        | 0   | 0                 |  |
| Bit   | 7                 | 6                       | 5          | 4                        | 3           | 2        | 1   | 0                 |  |
| Write | FLT_ERR_<br>LIMIT | FLT_MID_<br>RSTB_IMPACT | 0          | FLT_MID_<br>LIMP0_IMPACT |             | FLT_ERR_ | CNT |                   |  |
| Read  | FLT_ERR_<br>LIMIT | FLT_MID_<br>RSTB_IMPACT | 0          | FLT_MID_<br>LIMP0_IMPACT | FLT_ERR_CNT |          |     |                   |  |
| Reset | 1                 | 1                       | 0          | 1                        | 0           | 0        | 0   | 1                 |  |

### Go to safety-related register map

### Table 129. FS\_I\_FSSM\_CFG register bit description

| Bit    | Symbol               | Description   |
|--------|----------------------|---|
|        |                      | Reflect the value of the fault-error counter  |
|        |                      | 0000 0  |
|        |                      | 0001 1  |
|        |                      | 0010 2  |
|        |                      | 0011 3  |
|        |                      | 0100 4  |
|        |                      | 0101 5  |
|        |                      | 0110 6  |
| 0.4.0  | FIT FDD ONT          | 0111 7  |
| 0 to 3 | FLT_ERR_CNT          | 1000 8  |
|        |                      | 1001 9  |
|        |                      | 1010 10   |
|        |                      | 1011 11   |
|        |                      | 1100 12   |
|        |                      | 1101 12   |
|        |                      | 1110 12   |
|        |                      | 1111 12   |
|        |                      | POR   |
|        |                      | Configure LIMP0 reaction when external reset is detected fault-error counter ≥ intermediate value |
|        | FIT MID LIMBO INCO.  | 0 No action   |
| 4      | FLT_MID_LIMP0_IMPACT | 1 LIMP0 assertion   |
|        |                      | POR   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 129. FS\_I\_FSSM\_CFG register bit description...continued

| Bit    | Symbol              | Description  |
|--------|---------------------|--|
|        |                     | Configure RSTB reaction when external reset is detected fault-error counter ≥ intermediate value |
| 6      | FIT MID DOTD IMPACT | 0 No action  |
| ь      | FLT_MID_RSTB_IMPACT | 1 RSTB assertion   |
|        |                     | POR  |
|        |                     | Configure the fault-error counter max value  |
|        |                     | 00 Max Value = 2   |
| 7 to 8 | FIT FDD LIMIT       | 01 Max Value = 6   |
| 7 10 6 | FLT_ERR_LIMIT       | 10 Max Value = 8   |
|        |                     | 11 Max Value = 12  |
|        |                     | POR  |
|        |                     | Configure RSTB pulse duration  |
| 12     | DOTE DUE            | 0 10 ms  |
| 12     | RSTB_DUR            | 1 1 ms   |
|        |                     | POR  |
|        |                     | Disable the RSTB low 8 s timer   |
| 13     | Detroe Die          | 0 RSTB low 8 s timer is enabled  |
| 13     | RSTB8S_DIS          | 1 RSTB low 8 s time is disabled  |
|        |                     | OTP Fuse load  |
|        |                     | Disable the external RSTB monitoring (except RSTB 8 s time out)                                  |
| 14     | EXT_RSTB_DIS        | 0 External RSTB monitoring is enabled  |
| 14     | EXI_RSTB_DIS        | 1 External RSTB monitoring is disabled   |
|        |                     | POR  |
|        |                     | Enable the RSTB request by the MCU   |
| 15     | RSTB_REQ_EN         | 0 RSTB_REQ disabled  |
| 10     | NOID_NEW_EN         | 1 RSTB_REQ enabled   |
|        |                     | POR  |
|        |                     | ·  |

# 23.5 FS\_I\_WD\_CFG

Table 130. FS I WD CFG register bit allocation

| Table 130. 13_1_WD_C1 3 register bit allocation |              |                    |            |                     |                 |              |       |                  |  |
|---|--------------|--------------------|------------|---------------------|-----------------|--------------|-------|------------------|--|
| Bit   | 15           | 14                 | 13         | 12                  | 11              | 10           | 9     | 8                |  |
| Write   | 0            | WD_RSTB_<br>IMPACT | 0          | WD_LIMP0_<br>IMPACT | WD_DIS_<br>LPON | WD_RFR_LIMIT |       | WD_ERR_<br>LIMIT |  |
| Read  | 0            | WD_RSTB_<br>IMPACT | 0          | WD_LIMP0_<br>IMPACT | WD_DIS_<br>LPON |              |       | WD_ERR_<br>LIMIT |  |
| Reset   | 0            | 1                  | 0          | 1                   | 0               | 0            | 0     | 0                |  |
| Bit   | 7            | 6                  | 5          | 4                   | 3               | 2            | 1     | 0                |  |
| Write   | WD_ERR_LIMIT |                    | 0          |                     | 0               |              |       |                  |  |
| Read  | WD_ERR_LIMIT |                    | WD_RFR_CNT |                     |                 | WD_ER        | R_CNT |                  |  |
| Reset   | 1            | 0                  | 0          | 0                   | 0               | 0            | 0     | 0                |  |

## Go to safety-related register map

Table 131. FS\_I\_WD\_CFG register bit description

| Bit     | Symbol       | Description  |
|---------|--------------|--|
|         |              | Reflect the value of the watchdog error counter                |
|         |              | 0000 0   |
|         |              | 0001 1   |
|         |              | 0010 2   |
|         |              | 0011 3   |
|         |              | 0100 4   |
|         |              | 0101 5   |
|         |              | 0110 6   |
|         |              | 0111 7   |
| 0 to 3  | WD_ERR_CNT   | 1000 8   |
|         |              | 1001 8   |
|         |              | 1010 9   |
|         |              | 1011 10  |
|         |              | 1100 11  |
|         |              | 1101 12  |
|         |              | 1110 12  |
|         |              | 1111 12  |
|         |              | POR  |
|         |              |  |
|         |              | Reflect the value of the watchdog refresh counter 000 0        |
|         |              | 001 1  |
|         |              |  |
|         |              | 010 2  |
| 4 to 6  | WD_RFR_CNT   | 011 3  |
|         |              | 100 4  |
|         |              | 101 5  |
|         |              | 110 6  |
|         |              | 111 7  |
|         |              | POR  |
|         |              | Configure the watchdog error counter limit                     |
|         |              | 00 8   |
| 7 to 8  | WD_ERR_LIMIT | 01 6   |
|         |              | 10 4   |
|         |              | 11 2   |
|         |              | POR  |
|         |              | Configure the watchdog refresh counter limit                   |
|         |              | 00 6   |
| 9 to 10 | WD_RFR_LIMIT | 01 4   |
|         |              | 10 2   |
|         |              | 11 1   |
|         |              | POR  |
|         |              | Automatically disable the watchdog in LPON mode (when GO2LPON) |
| 11      | WD_DIS_LPON  | 0 WD stays enabled in LPON                                     |
|         |              | 1 WD is disabled in LPON                                       |
|         |              | POR  |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 131. FS\_I\_WD\_CFG register bit description...continued

| Bit | Symbol          | Description                              |
|-----|-----------------|--|
|     |                 | Configure watchdog error impact on LIMP0 |
| 12  | WD LIMPO IMPACT | 0 No effect                              |
| 12  | WD_LIMPO_IMPACT | 1 LIMP0 assertion                        |
|     |                 | POR                                      |
|     |                 | Configure watchdog error impact on RSTB  |
| 14  | WD BSTB IMBACT  | 0 No effect                              |
| 14  | WD_RSTB_IMPACT  | 1 RSTB assertion                         |
|     |                 | POR                                      |

# 23.6 FS\_WDW\_CFG

Table 132. FS\_WDW\_CFG register bit allocation

| Bit   | 15         | 14 | 13 | 12 | 11 | 10     | 9 | 8          |
|-------|------------|----|----|----|----|--------|---|------------|
| Write | 0          | 0  | 0  | 0  | 0  | WDW_EN | 0 | WDW_PERIOD |
| Read  | 0          | 0  | 0  | 0  | 0  | WDW_EN | 0 | WDW_PERIOD |
| Reset | 0          | 0  | 0  | 0  | 0  | 0      | 0 | 1          |
| Bit   | 7          | 6  | 5  | 4  | 3  | 2      | 1 | 0          |
| Write | WDW_PERIOD |    |    | 0  | 0  | 0      | 0 | 0          |
| Read  | WDW_PERIOD |    |    | 0  | 0  | 0      | 0 | 0          |
| Reset | 0          | 0  | 1  | 0  | 0  | 0      | 0 | 0          |

### Go to safety-related register map

Table 133. FS\_WDW\_CFG register bit description

| Bit    | Symbol     | Description                                 |
|--------|------------|---|
|        |            | Configure the watchdog window period        |
|        |            | 0000 INFINITE Time Out, Window fully opened |
|        |            | 0001 1 ms                                   |
|        |            | 0010 2 ms                                   |
|        |            | 0011 4 ms                                   |
|        |            | 0100 8 ms                                   |
|        | WDW_PERIOD | 0101 16 ms                                  |
|        |            | 0110 32 ms                                  |
| 5 to 8 |            | 0111 64 ms                                  |
| 3 10 6 |            | 1000 128 ms                                 |
|        |            | 1001 256 ms (default value)                 |
|        |            | 1010 512 ms                                 |
|        |            | 1011 1024 ms                                |
|        |            | 1100 2048 ms                                |
|        |            | 1101 4096 ms                                |
|        |            | 1110 8192 ms                                |
|        |            | 1111 16384 ms                               |
|        |            | POR, WD_DISABLE                             |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 133. FS\_WDW\_CFG register bit description...continued

| Bit | Symbol | Description   |
|-----|--------|---|
|     |        | Enable the watchdog window                          |
| 10  | WDW EN | 0 Watchdog window is disabled (watchdog time out)   |
| 10  | _      | 1 Watchdog window is enabled (watchdog window 50 %) |
|     |        | POR   |

# 23.7 FS\_WD\_TOKEN

#### Table 134. FS WD TOKEN register bit allocation

| Bit   | 15 | 14       | 13 | 12 | 11 | 10 | 9 | 8 |  |  |  |
|-------|----|----------|----|----|----|----|---|---|--|--|--|
| Write |    | 0        |    |    |    |    |   |   |  |  |  |
| Read  |    | WD_TOKEN |    |    |    |    |   |   |  |  |  |
| Reset | 0  | 0        | 0  | 0  | 0  | 0  | 0 | 0 |  |  |  |
| Bit   | 7  | 6        | 5  | 4  | 3  | 2  | 1 | 0 |  |  |  |
| Write |    |          |    | C  | )  |    |   |   |  |  |  |
| Read  |    | WD_TOKEN |    |    |    |    |   |   |  |  |  |
| Reset | 0  | 0        | 0  | 0  | 0  | 0  | 0 | 0 |  |  |  |

### Go to safety-related register map

#### Table 135. FS WD TOKEN register bit description

| Bit     | Symbol   | Description                                  |
|---------|----------|--|
|         | WD_TOKEN | Read watchdog token code                     |
| 0 to 15 |          | 0x5AB2 (default value) or 0xD564             |
|         |          | Reset on power-on reset (POR) or WD disabled |

## 23.8 FS\_WD\_ANSWER

#### Table 136. FS\_WD\_ANSWER register bit allocation

|    | •         |       |          |                                      |                            |   |   |  |  |
|----|-----------|-------|----------|--------------------------------------|----------------------------|---|---|--|--|
| 15 | 14        | 13    | 12       | 11                                   | 10                         | 9   | 8   |  |  |
|    | WD_ANSWER |       |          |                                      |                            |   |   |  |  |
|    | 0         |       |          |                                      |                            |   |   |  |  |
| 0  | 0         | 0     | 0        | 0                                    | 0                          | 0   | 0   |  |  |
| 7  | 6         | 5     | 4        | 3                                    | 2                          | 1   | 0   |  |  |
|    |           |       | WD_AN    | ISWER                                |                            |   |   |  |  |
|    | 0         |       |          |                                      |                            |   |   |  |  |
| 0  | 0         | 0     | 0        | 0                                    | 0                          | 0   | 0   |  |  |
|    | 15        | 15 14 | 15 14 13 | 15 14 13 12 WD_AN  0 0 0 0 0 7 6 5 4 | 15 14 13 12 11 WD_ANSWER 0 | 15 14 13 12 11 10  WD_ANSWER  0 0 0 0 0 0 0 0 0 0 7 6 5 4 3 2 | 15 14 13 12 11 10 9  WD_ANSWER  0 0 0 0 0 0 0 0 0 0 7 6 5 4 3 2 1 |  |  |

#### Go to safety-related register map

#### Table 137. FS WD ANSWER register bit description

| 14510 1011 1 0_112_7 41011211 10910101 511 400011 511011 |        |                                  |  |  |  |  |
|--|--------|----------------------------------|--|--|--|--|
| Bit  | Symbol | Description                      |  |  |  |  |
|  |        | Write the WD answer              |  |  |  |  |
| 0 to 15  |        | WD_TOKEN[15:0] should be written |  |  |  |  |
|  |        | POR                              |  |  |  |  |

### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 23.9 FS\_LIMP0\_REL

Table 138. FS\_ LIMP0\_REL register bit allocation

| Bit   | 15 | 14            | 13 | 12 | 11 | 10 | 9 | 8         |  |  |
|-------|----|---------------|----|----|----|----|---|-----------|--|--|
| Write |    | RELEASE_LIMP0 |    |    |    |    |   |           |  |  |
| Read  | 0  | 0             | 0  | 0  | 0  | 0  | 0 | 0         |  |  |
| Reset | 0  | 0             | 0  | 0  | 0  | 0  | 0 | 0         |  |  |
| Bit   | 7  | 6             | 5  | 4  | 3  | 2  | 1 | 0         |  |  |
| Write |    |               |    |    |    |    |   | LIMP0_REL |  |  |
| Read  | 0  | 0             | 0  | 0  | 0  | 0  | 0 | 0         |  |  |
| Reset | 0  | 0             | 0  | 0  | 0  | 0  | 0 | 0         |  |  |

### Go to safety-related register map

#### Table 139. FS\_LIMP0\_REL register bit description

| Bit     | Symbol        | Description  |
|---------|---------------|--|
|         |               | Request the LIMP0 pin release when use a GPO                         |
| 0       | LIMPO REL     | 0 No action  |
| U       | LIMPO_REL     | 1 LIMP0 release  |
|         |               | POR, Self clear  |
|         | RELEASE_LIMP0 | Write secured 8 bits word to release LIMP0 when used as a safety pin |
| 8 to 15 |               | WD_TOKEN[15:8] with LSB and MSB inverted, then complemented          |
|         |               | POR  |

# 23.10 FS\_ABIST

#### Table 140. FS ABIST register bit allocation

| Table 140. | able 140. 1 3_Abio1 register bit allocation |                      |             |             |                  |                      |                       |                      |  |  |  |
|------------|---|----------------------|-------------|-------------|------------------|----------------------|-----------------------|----------------------|--|--|--|
| Bit        | 15  | 14                   | 13          | 12          | 11               | 10                   | 9                     | 8                    |  |  |  |
| Write      | 0   | LAUNCH_ABIST         | CLEAR_ABIST | 0           | 0                | 0                    | 0                     | 0                    |  |  |  |
| Read       | 0   | 0                    | 0           | ABIST_DONE  | 0                | ABIST_V0<br>MON_DIAG | ABIST_V1<br>UVLP_DIAG | ABIST_V1<br>MON_DIAG |  |  |  |
| Reset      | 0   | 0                    | 0           | 0           | 0                | 0                    | 0                     | 0                    |  |  |  |
| Bit        | 7   | 6                    | 5           | 4           | 3                | 2                    | 1                     | 0                    |  |  |  |
| Write      | 0   | 0                    | 0           | ABIST_V0MON | ABIST_<br>V1UVLP | ABIST_V1MON          | 0                     | ABIST_V3MON          |  |  |  |
| Read       | 0   | ABIST_V3<br>MON_DIAG | 0           | ABIST_V0MON | ABIST_<br>V1UVLP | ABIST_V1MON          | 0                     | ABIST_V3MON          |  |  |  |
| Reset      | 0   | 0                    | 0           | 0           | 0                | 0                    | 0                     | 0                    |  |  |  |

### Go to safety-related register map

## Table 141. FS\_ABIST register bit description

| I GOIO I I | Table 141. 16_ABIST Toglotor Sit accomption |                            |  |  |  |  |  |
|------------|---|----------------------------|--|--|--|--|--|
| Bit        | Symbol                                      | Description                |  |  |  |  |  |
|            |   | Request ABIST on V3MON     |  |  |  |  |  |
| 0          | ABIST V3MON                                 | 0 No ABIST                 |  |  |  |  |  |
|            | ADIST_VSIMON                                | 1 ABIST on V3MON requested |  |  |  |  |  |
|            |   | POR                        |  |  |  |  |  |

Table 141. FS\_ABIST register bit description...continued

| Bit | Symbol            | Description   |
|-----|-------------------|---|
|     |                   | Request ABIST on V1MON  |
| 2   | ABIST_V1MON       | 0 No ABIST  |
| 2   | ADIOT_V TWON      | 1 ABIST on V1MON requested  |
|     |                   | POR   |
|     |                   | Request ABIST on V1UVLP   |
| 2   | ADIST VALIVID     | 0 No ABIST  |
| 3   | ABIST_V1UVLP      | 1 ABIST on V1UVLP requested   |
|     |                   | POR   |
|     |                   | Request ABIST on VMON_EXT   |
| ,   | ADICT VOMON       | 0 No ABIST  |
| 4   | ABIST_V0MON       | 1 ABIST on VMON_EXT requested   |
|     |                   | POR   |
|     |                   | Report ABIST status on V3MON  |
|     | ADIOT MOMONI DIAG | 0 ABIST not executed on V3MON or fail on V3MON                        |
| 6   | ABIST_V3MON_DIAG  | 1 V3MON ABIST PASS  |
|     |                   | POR / Clear on write / LAUNCH_ABIST                                   |
|     |                   | Report ABIST status on V1MON  |
|     | ABIST_V1MON_DIAG  | 0 ABIST not executed on V1MON or fail on V1MON                        |
| 8   |                   | 1 V1MON ABIST PASS  |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Report ABIST status on V1UVLP   |
|     | ADIOT MAINTE DIAG | 0 ABIST not executed on V1UVLP or fail on V1UVLP                      |
| 9   | ABIST_V1UVLP_DIAG | 1 V1UVLP ABIST PASS   |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Report ABIST status on V0MON  |
| 40  | ADICT VOMON DIAC  | 0 ABIST not executed on V0MON or fail on V0MON                        |
| 10  | ABIST_V0MON_DIAG  | 1 V0MON ABIST PASS  |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Diagnostic of ABIST on demand   |
| 40  | ADICT DONE        | 0 ABIST not executed  |
| 12  | ABIST_DONE        | 1 ABIST executed  |
|     |                   | POR / CLEAR_ABIST   |
|     |                   | Clear ABIST flags   |
| 40  | OLEAD ADIOT       | 0 No action   |
| 13  | CLEAR_ABIST       | 1 Clear ABIST flags (ABIST_DONE, ABIST_VxMON_DIAG, ABIST_V1UVLP_DIAG) |
|     |                   | POR   |
|     |                   | Launch ABIST on selected VMON   |
| 44  | LALINGLEADIOT     | 0 No action   |
| 14  | LAUNCH_ABIST      | 1 Launch ABIST  |
|     |                   | POR   |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 23.11 FS\_SAFETY\_OUTPUTS

Table 142. FS\_SAFETY\_OUTPUTS register bit allocation

| Bit   | 15              | 14       | 13       | 12       | 11        | 10        | 9          | 8         |
|-------|-----------------|----------|----------|----------|-----------|-----------|------------|-----------|
| Write | WD_<br>RSTB_REQ | RSTB_EXT | RSTB_EVT | 0        | 0         | RSTB_DIAG | RSTB_REQ   | 0         |
| Read  | 0               | RSTB_EXT | RSTB_EVT | RSTB_DRV | RSTB_SNS  | RSTB_DIAG | 0          | 0         |
| Reset | 0               | 0        | 0        | 0        | 0         | 0         | 0          | 0         |
| Bit   | 7               | 6        | 5        | 4        | 3         | 2         | 1          | 0         |
| Write | 0               | 0        | 0        | 0        | 0         | 0         | LIMP0_DIAG | LIMP0_REQ |
| Read  | 0               | 0        | 0        | 0        | LIMP0_DRV | LIMP0_SNS | LIMP0_DIAG | 0         |
| Reset | 0               | 0        | 0        | 0        | 0         | 0         | 0          | 0         |

### Go to safety-related register map

### Table 143. FS\_SAFETY\_OUTPUTS register bit description

| Bit | Symbol     | Description                                |
|-----|------------|--|
|     |            | Request an assertion of LIMP0              |
| 0   | LIMP0_REQ  | 0 No action                                |
| U   | LIMPU_REQ  | 1 LIMP0 assertion                          |
|     |            | POR, Self clear                            |
|     |            | Report a LIMP0 short to HIGH               |
| 1   | LIMP0_DIAG | 0 No failure                               |
| ı   | LIMPO_DIAG | 1 Short to high detected                   |
|     |            | POR, or clear on write (write '1')         |
|     |            | Sense LIMP0 pad                            |
| 2   | LIMP0_SNS  | 0 LIMP0 pad is sensed low                  |
| 2   | LIMFO_SNS  | 1 LIMP0 pad is sensed high                 |
|     |            | Real-time information                      |
|     | LIMP0_DRV  | Report the digital command of LIMP0 driver |
| 3   |            | 0 LIMP0 Driver command sensed low          |
| 3   | LIMFO_DIXV | 1 LIMP0 Driver command sensed high         |
|     |            | Real-time information                      |
|     |            | Request an assertion of reset              |
| 9   | RSTB_REQ   | 0 No action                                |
| 9   | NOTE_NEQ   | 1 RSTB assertion (pulse)                   |
|     |            | POR, Self clear                            |
|     |            | Report a reset short to high               |
| 10  | RSTB_DIAG  | 0 No failure                               |
| 10  | NOTE_BING  | 1 Short to high detected                   |
|     |            | POR, or clear on write (write '1')         |
|     |            | Sense RSTB pad                             |
| 11  | RSTB_SNS   | 0 RSTB pad is sensed low                   |
|     | 11015_0110 | 1 RSTB pad is sensed high                  |
|     |            | Real-time information                      |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 143. FS\_SAFETY\_OUTPUTS register bit description...continued

| Bit | Symbol      | Description   |  |  |  |  |
|-----|-------------|---|--|--|--|--|
|     |             | Report the digital command of RSTB driver           |  |  |  |  |
| 12  | RSTB_DRV    | 0 RSTB Driver command sensed low                    |  |  |  |  |
| 12  | K31B_DKV    | 1 RSTB Driver command sensed high                   |  |  |  |  |
|     |             | Real-time information                               |  |  |  |  |
|     |             | Report a RSTB Event generated by FS24               |  |  |  |  |
| 13  | RSTB EVT    | 0 No RSTB event                                     |  |  |  |  |
| 15  | NOTE_EVI    | 1 RSTB event occurred                               |  |  |  |  |
|     |             | POR, or clear on Write(write '1')                   |  |  |  |  |
|     |             | Report a RSTB pin assertion                         |  |  |  |  |
| 14  | RSTB_EXT    | 0 No RSTB pin assertion                             |  |  |  |  |
| 14  | NOTE_EXT    | 1 RSTB pin assertion Occurred                       |  |  |  |  |
|     |             | POR, or clear on write (write '1')                  |  |  |  |  |
|     |             | Request a WD timer Reset without asserting RSTB pin |  |  |  |  |
| 15  | WD_RSTB_REQ | 0 No action   |  |  |  |  |
| 13  | WD_NOTB_NEQ | 1 WD timer reset requested                          |  |  |  |  |
|     |             | POR, or clear on write (write '1')                  |  |  |  |  |

# 23.12 FS\_SAFETY\_FLG

Table 144. FS SAFETY FLG register bit allocation

|       | _  | -  |                      |            |          |           |          |          |  |  |
|-------|----|----|----------------------|------------|----------|-----------|----------|----------|--|--|
| Bit   | 15 | 14 | 13                   | 12         | 11       | 10        | 9        | 8        |  |  |
| Write | 0  | 0  | ERRMON_<br>TMR_EXP_I | ERRMON_ACK | ERRMON_I | 0         | WD_NOK_M | WD_NOK_I |  |  |
| Read  | 0  | 0  | ERRMON_<br>TMR_EXP_I | 0          | ERRMON_I | ERRMON_RT | WD_NOK_M | WD_NOK_I |  |  |
| Reset | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |  |  |
| Bit   | 7  | 6  | 5                    | 4          | 3        | 2         | 1        | 0        |  |  |
| Write | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |  |  |
| Read  | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |  |  |
| Reset | 0  | 0  | 0                    | 0          | 0        | 0         | 0        | 0        |  |  |

## Go to safety-related register map

Table 145. FS\_SAFETY\_FLG register bit description

| Bit | Symbol      | Description                            |
|-----|-------------|--|
|     |             | Report a watchdog refresh error        |
| 8   | WD_NOK_I    | 0 WD refresh OK                        |
| 0   | WD_NOK_I    | 1 WD refresh not OK                    |
|     |             | POR, or clear on write '1'             |
|     |             | Mask watchdog not OK refresh interrupt |
| 9   | WD NOK M    | 0 Interrupt is not inhibited           |
| 9   | WD_NOK_W    | 1 Interrupt is inhibited               |
|     |             | POR                                    |
|     |             | Report ERRMON real-time pin state      |
| 10  | ERRMON RT   | 0 Low level                            |
| 10  | EKKIVION_K1 | 1 High Level                           |
|     |             | POR                                    |

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

Table 145. FS\_SAFETY\_FLG register bit description...continued

| Bit | Symbol           | Description   |
|-----|------------------|---|
|     |                  | Report an error in the ERRMON input                       |
| 11  | ERRMON I         | 0 No error  |
| 11  | LIXIVION_I       | 1 Error detected  |
|     |                  | POR, or clear on write (write '1')                        |
|     |                  | Acknowledge ERRMON Failure Timer                          |
| 12  | ERRMON_ACK       | 0 No error  |
| 12  |                  | 1 Acknowledge ERRMON timeout                              |
|     |                  | POR   |
|     |                  | Report that the ERRMON timer was not acknowledged by user |
| 13  | EDDMON TMD EVD I | 0 No error/error acknowledged by user on time             |
| 13  | ERRMON_TMR_EXP_I | 1 ERRMON timer expired with no acknowledgement by user    |
|     |                  | POR, or clear on write (write '1')                        |

# 23.13 FS\_CRC

Table 146. FS CRC register bit allocation

| Bit         15         14         13         12         11         10         9         8           Write         0         0         INIT_CRC_<br>NOK_M         INIT_CRC_<br>NOK_I         0         0         INIT_CRC_<br>LIMPO_IMPACT         0           Read         0         0         0         0         0         INIT_CRC_<br>NOK_I         0         0           Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         CRC_VALUE           Read         0         0         0         0         0         0         0 |       |    | _orto registor are unocution |    |    |    |    |   |   |  |  |  |
|--|-------|----|------------------------------|----|----|----|----|---|---|--|--|--|
| Write         0         NOK_M         NOK_I         0         LIMPO_IMPACT         0           Read         0         0         INIT_CRC_NOK_I         0         0         INIT_CRC_LIMPO_IMPACT         0           Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         CRC_VALUE           Read         CRC_VALUE  | Bit   | 15 | 14                           | 13 | 12 | 11 | 10 | 9 | 8 |  |  |  |
| Read         0         NOK_M         NOK_I         0         LIMPO_IMPACT         0           Reset         0         0         0         0         0         0         0           Bit         7         6         5         4         3         2         1         0           Write         CRC_VALUE           Read         CRC_VALUE   | Write | 0  | 0                            |    |    | 0  | 0  |   | 0 |  |  |  |
| Bit         7         6         5         4         3         2         1         0           Write         CRC_VALUE           Read         CRC_VALUE   | Read  | 0  | 0                            |    |    | 0  | 0  |   | 0 |  |  |  |
| Write CRC_VALUE Read CRC_VALUE   | Reset | 0  | 0                            | 0  | 0  | 0  | 0  | 0 | 0 |  |  |  |
| Read CRC_VALUE   | Bit   | 7  | 6                            | 5  | 4  | 3  | 2  | 1 | 0 |  |  |  |
|  | Write |    | CRC_VALUE                    |    |    |    |    |   |   |  |  |  |
| Reset         0         0         0         0         0         0         0  | Read  |    | CRC_VALUE                    |    |    |    |    |   |   |  |  |  |
|  | Reset | 0  | 0                            | 0  | 0  | 0  | 0  | 0 | 0 |  |  |  |

## Go to safety-related register map

Table 147. FS\_CRC register bit description

| Bit    | Symbol                | Description   |
|--------|-----------------------|---|
|        |                       | INIT registers CRC value calculated by the MCU (CRC check every 5 ms in Normal mode only) |
| 0 to 7 | CRC_VALUE             | CRC_VALUE[7:0]  |
|        |                       | POR   |
|        |                       | Configure CRC impact on LIMP0   |
| 9      | INIT CDC LIMDO IMPACT | 0 No effect   |
| 9      | INIT_CRC_LIMP0_IMPACT | 1 LIMP0 assertion   |
|        |                       | POR   |
|        |                       | Report an INIT register CRC error   |
| 12     | INIT_CRC_NOK_I        | 0 No error detected   |
| 12     | INIT_CRC_NOR_I        | 1 INIT registers CRC error detected   |
|        |                       | POR   |
|        |                       | Mask CRC not OK interrupt   |
| 13     | INIT CRC NOV M        | 0 Interrupt is not inhibited  |
| 13     | INIT_CRC_NOK_M        | 1 Interrupt is inhibited  |
|        |                       | POR   |

Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 24 OTP bits description

### 24.1 Main OTP overview

Table 148. Main OTP overview

| TUDIC 17 | o. Walli OTP         | OVCIVICW                     |                        |                        |                      |                                   |                  |                       |                  |
|----------|----------------------|------------------------------|------------------------|------------------------|----------------------|-----------------------------------|------------------|-----------------------|------------------|
| Address  | Register name        | BIT7                         | BIT6                   | BIT5                   | BIT4                 | BIT3                              | BIT2             | BIT1                  | BIT0             |
| 0x1C     | OTP_<br>DEVICE_VER   | _                            | _                      | RSTB_<br>DUR_OTP       | ABIST_<br>EN_OTP     | CAN_<br>EN_OTP                    | LDTIM_<br>EN_OTP | LIMP0_<br>EN_OTP      | V0MON_<br>EN_OTP |
| 0x1D     | OTP_PROG_ID          |                              | PROG_IDH_              | OTP[3:0]               | ,                    |                                   | PROG_I           | DL_OTP[3:0]           |                  |
| 0x1E     | OTP_V1_CFG1          | VSUP_<br>UVTH_OTP            | BUCK_                  | _SRHSON_OTP[2          | ::0]                 | BUCK_SRHSOFF_<br>OTP[1:0]         |                  | BUCK_SS_OTP[1:0]      |                  |
| 0x1F     | OTP_V1_CFG2          | BUCK_<br>CLK_OTP             | BUCK                   | _RCOMP_OTP[2:          | 0]                   | BUCK_CCOM                         | P_OTP[1:0]       | -                     |                  |
| 0x20     | OTP_V1_CFG3          | BUCK_OC_                     | DGLT_OTP[1:0]          |                        |                      | BUCK_SC_0                         | OTP[5:0]         |                       |                  |
| 0x21     | OTP_V1_CFG4          | _                            | BUCK_P                 | PK_OC_PFM_OTP[2:0]     |                      | BUCK_PFM_<br>TOFF_OTP[1:0]        |                  | BUCK_PFM_TON_OTP[1:0] |                  |
| 0x22     | OTP_V1_CFG5          | CONF_OV_<br>V1_OTP           | CONF_TSD_<br>V1_OTP    | BUCK_P                 | K_OC_PWM_C           | TP[2:0] BUCK_                     |                  | _AVG_OC_PWM_OTP[2:0]  |                  |
| 0x23     | Reserved             | Reserved                     | Reserved               | Reserved               | Reserved             | Reserved                          | Reserved         | Reserved              | Reserved         |
| 0x24     | OTP_V1_CFG7          | V1UVLP_<br>TH_OTP            | VV1_BUCK_<br>RANGE_OTP |                        |                      | VV1_BUCK_                         | OTP[5:0]         |                       |                  |
| 0x25     | OTP_V1_CFG8          | BUCK_LP_                     | DVS_OTP[1:0]           |                        |                      | VV1_LP_BUCk                       | C_OTP[5:0]       |                       |                  |
| 0x26     | OTP_V3_CFG           | _                            | _                      | CONF_OV_<br>V3_OTP     | CONF_TSD_<br>V3_OTP  | _                                 | VV3_OTP          | V3_SLOT_C             | TP[1:0]          |
| 0x27     | OTP_HVIO_<br>CFG1    | HVIO1PU                      | PD_OTP[1:0]            | WK2PUPD_OTP[1:0]       |                      | WK2PUPD_OTP[1:0] WK3PUPD_OTP[1:0] |                  | HVIO1PUPD_OTP[1:0]    |                  |
| 0x28     | OTP_HVIO_<br>CFG2    | HVIO1_OUT_<br>EN_OTP         | HVIO1_OUT_<br>DFLT_OTP | HVIO1_SLOT_<br>POL_OTP | HVIO1_PU_<br>SEL_OTP | _                                 | _                | _                     | _                |
| 0x29     | OTP_MAIN_<br>SYS_CFG | VBOS2<br>V1_SW<br>_LP_EN_OTP | MOD_<br>CONF_OTP       | MOD_EN_OTP             | SLOT_<br>BYP_OTP     | _                                 | CRC_<br>DIS_OTP  | CRC_DBG_<br>DIS_OTP   | CRC_<br>INV_OTP  |

# 24.2 Main OTP bits description

Table 149. Main OTP bits description

| Address | Register name | Bit group name                         | Description                    | Binary value <sup>[1]</sup> | Settings                  |
|---------|---------------|--|--------------------------------|-----------------------------|---------------------------|
| 0x1C    | OTP_DEVICE_   | RSTB_DUR_OTP                           | Configure RSTB pulse duration  | 0                           | 10 ms                     |
|         | VER           |  |                                | 1                           | 1 ms                      |
|         |               | ABIST EN OTP                           | Enable ABIST checks            | 0                           | ABIST checks are disabled |
|         |               | ADIST_EN_OTF                           | Litable ADIOT CHECKS           | 1                           | ABIST checks are enabled  |
|         |               | CAN_EN_OTP  LDTIM_EN_OTP  LIMP0_EN_OTP | Enable the CAN physical layer  | 0                           | CAN is disabled           |
|         |               |  |                                | 1                           | CAN is enabled            |
|         |               |  | Enable the Long Duration Timer | 0                           | LDT is disabled           |
|         |               |  |                                | 1                           | LDT is enabled            |
|         |               |  | Enable LIMP0 safety output     | 0                           | LIMP0 is disabled         |
|         |               |  | Enable Liviro salety output    | 1                           | LIMP0 is enabled          |
|         |               | VOMON EN OTP                           | Enable VMON_EXT pin for V0MON  | 0                           | VMON_EXT pin is disabled  |
|         |               | VOINION_EN_OTP                         | monitoring                     | 1                           | VMON_EXT pin is enabled   |

Table 149. Main OTP bits description...continued

| Address | Register name | Bit group name | Description                           | Binary value <sup>[1]</sup> | Settings   |
|---------|---------------|----------------|---------------------------------------|-----------------------------|--|
| 0x1D    | OTP_PROG_ID   | PROG_IDH_      | Report the OTP code                   | 0000                        | A  |
|         |               | OTP[3:0]       |                                       | 0001                        | В  |
|         |               |                |                                       | 0010                        | С  |
|         |               |                |                                       | 0011                        | D  |
|         |               |                |                                       | 0100                        | E  |
|         |               |                |                                       | 0101                        | F  |
|         |               |                |                                       | 0110                        | G  |
|         |               |                |                                       | 0111                        | Н  |
|         |               |                |                                       | 1000                        | J  |
|         |               |                |                                       | 1001                        | К  |
|         |               |                |                                       | 1010                        | L  |
|         |               |                |                                       | 1011                        | M  |
|         |               |                |                                       | 1100                        | N  |
|         |               |                |                                       | 1101                        | P  |
|         |               |                |                                       | 1110                        | Q  |
|         |               |                |                                       | 1111                        | R  |
|         |               | PROG_IDL_      | Report the OTP code                   | 0000                        | 0  |
|         |               | OTP[3:0]       |                                       | 0001                        | 1  |
|         |               |                |                                       | 0010                        | 2  |
|         |               |                |                                       | 0011                        | 3  |
|         |               |                |                                       | 0100                        | 4  |
|         |               |                |                                       | 0101                        | 5  |
|         |               |                |                                       | 0110                        | 6  |
|         |               |                |                                       | 0111                        | 7  |
|         |               |                |                                       | 1000                        | 8  |
|         |               |                |                                       | 1001                        | 9  |
|         |               |                |                                       | 1010                        | A  |
|         |               |                |                                       | 1011                        | В  |
|         |               |                |                                       | 1100                        | С  |
|         |               |                |                                       | 1101                        | D  |
|         |               |                |                                       | 1110                        | E  |
|         |               |                |                                       | 1111                        | F  |
| 0x1E    | OTP_V1_CFG1   | VSUP_UVTH_OTP  | Select V <sub>SUP_UVH</sub> threshold | 0                           | VSUP_UVTH low threshold selected (4.7 V)         |
|         |               |                |                                       | 1                           | VSUP_UVTH high threshold selected (5.7 V)        |
|         | OTP_V1_CFG1   | BUCK_SRHSON_   | Select BUCK slew rate when the High   | 000                         | HS raising slew rate is 20 ns (for 450 kHz only) |
|         |               | OTP[2:0]       | Side turns ON                         | 001                         | HS raising slew rate is 20 ns (for 450 kHz only) |
|         |               |                |                                       | 010                         | HS raising slew rate is 15 ns (for 450 kHz only) |
|         |               |                |                                       | 011                         | HS raising slew rate is 10 ns                    |
|         |               |                |                                       | 100                         | HS raising slew rate is 6.3 ns                   |
|         |               |                |                                       | 101                         | HS raising slew rate is 5 ns                     |
|         |               |                |                                       | 110                         | HS raising slew rate is 3 ns                     |
|         |               |                |                                       | 111                         | HS raising slew rate is 2 ns                     |
|         | OTP_V1_CFG1   | BUCK_SRHSOFF_  | Select BUCK slew rate when the High   | 00                          | HS falling slew rate is 20 ns (for 450 kHz only) |
|         |               | OTP[1:0]       | Side turns OFF                        | 01                          | HS falling slew rate is 15 ns (for 450 kHz only) |
|         |               |                |                                       | 10                          | HS falling slew rate is 10 ns                    |
|         |               |                |                                       | 11                          | HS falling slew rate is 5 ns                     |
|         | OTP_V1_CFG1   | BUCK_SS_       | Select V1 soft start ramp             | 00                          | Soft start is 269 µs                             |
|         |               | OTP[1:0]       |                                       | 01                          | Soft start is 538 µs                             |
|         |               |                |                                       | 10                          | Soft start is 1077 µs                            |
|         |               |                |                                       | 11                          | Soft start is 2150 µs                            |
|         |               | •              | •                                     | •                           |  |

Table 149. Main OTP bits description...continued

| Address | Register name | Bit group name                        | Description  | Binary value <sup>[1]</sup> | Settings  |
|---------|---------------|---------------------------------------|--|-----------------------------|---|
| 0x1F    | OTP_V1_CFG2   | BUCK_CLK_OTP                          | select BUCK switching frequency                            | 0                           | Switching frequency is 450 kHz  |
|         |               |                                       |  | 1                           | Switching frequency is 2.25 MHz   |
|         | OTP_V1_CFG2   | BUCK_RCOMP_<br>OTP[2:0]               | Select BUCK compensation network resistor                  | 010                         | 975 kohms   |
|         | OTP_V1_CFG2   | BUCK_CCOMP_                           | Select BUCK compensation network                           | 01                          | 23 pf   |
|         |               | OTP[1:0]                              | capacitor  | 10                          | 33.5 pf   |
|         |               |                                       |  | 11                          | 44.5 pf   |
| 0x20    | OTP_V1_CFG3   | BUCK_OC_DGLT_                         | Select BUCK overcurrent deglitcher time                    | 00                          | Overcurrent deglitcher is 250 µs  |
|         |               | OTP[1:0]                              |  | 01                          | Overcurrent deglitcher is 500 µs  |
|         |               |                                       |  | 10                          | Overcurrent deglitcher is 1000 µs   |
|         |               |                                       |  | 11                          | Overcurrent deglitcher is 2000 µs   |
|         |               | BUCK_SC_<br>OTP[5:0]                  | Select BUCK slope compensation <sup>[2][3]</sup>           | 000111                      | SC = 918 mV/µs (recommended when Fsw = 450 kHz, LV1_buck = 22 µH and Vbuck = 2 - 2.5 V)           |
|         |               |                                       |  | 001010                      | SC = 4345 mV/µs (recommended when Fsw = 2.25 MHz, LV1_buck = 4.7 µH and Vbuck = 2 V - 2.5 V)      |
|         |               |                                       |  | 010111                      | SC = 3275 mV/ $\mu$ s (recommended when Fsw = 2.25 MHz, LV1_buck = 4.7 $\mu$ H and Vbuck = 3.3 V) |
|         |               |                                       |  | 011100                      | SC = 2865 mV/µs (recommended when Fsw = 2.25 MHz, LV1_buck = 4.7 µH and Vbuck = 5 V)              |
|         |               |                                       |  | 100101                      | SC = 426 mV/µs (recommended when Fsw = 450 kHz, LV1_buck = 22 µH and Vbuck = 3.3 V)               |
|         |               |                                       |  | 101001                      | SC = 360 mV/µs (recommended when Fsw = 450 kHz, LV1_buck = 22 µH and Vbuck = 5 V                  |
| 0x21    | OTP_V1_CFG4   | P_V1_CFG4 BUCK_PK_OC_<br>PFM_OTP[2:0] | Select PFM mode high-side peak current detection threshold | 010                         | Overcurrent (peak) detection threshold is 400 mA  |
|         |               |                                       |  | 011                         | Overcurrent (peak) detection threshold is 500 mA  |
|         |               |                                       |  | 100                         | Overcurrent (peak) detection threshold is 600 mA  |
|         |               |                                       |  | 101                         | Overcurrent (peak) detection threshold is 700 mA  |
|         |               |                                       |  | 110                         | Overcurrent (peak) detection threshold is 800 mA  |
|         |               |                                       |  | 111                         | Overcurrent (peak) detection threshold is 900 mA  |
|         | OTP_V1_CFG4   | BUCK_PFM_<br>TOFF_OTP[1:0]            | Select BUCK TOFF time in PFM                               | 00                          | TOFF time in PFM is 130 ns at 2.2 MHz and 605 ns at 450 kHz                                       |
|         |               |                                       |  | 01                          | TOFF time in PFM is 250 ns at 2.2 MHz and 1170 ns at 450 kHz                                      |
|         |               |                                       |  | 10                          | TOFF time in PFM is 360 ns at 2.2 MHz and 1725 ns at 450 kHz                                      |
|         |               |                                       |  | 11                          | TOFF time in PFM is 475 ns at 2.2 MHz and 2285 ns at 450 kHz                                      |
|         | OTP_V1_CFG4   | BUCK_PFM_TON_<br>OTP[1:0]             | Select BUCK TON time in PFM                                | 00                          | TON time in PFM is 162.5 ns at 2.2 MHz and 820 ns at 450 kHz                                      |
|         |               |                                       |  | 01                          | TON time in PFM is 209 ns at 2.2 MHz and 1023 ns at 450 kHz                                       |
|         |               |                                       |  | 10                          | TON time in PFM is 257 ns at 2.2 MHz and 1221 ns at 450 kHz                                       |
|         |               |                                       |  | 11                          | TON time in PFM is 305 ns at 2.2 MHz and 1422.5 ns at 450 kHz                                     |

Table 149. Main OTP bits description...continued

| Address          | Register name | Bit group name           | Description   | Binary value <sup>[1]</sup> | Settings  |
|------------------|---------------|--------------------------|---|-----------------------------|---|
| 0x22 OTP_V1_CFG5 |               | CONF_OV_V1_              | Select the device reaction in case of V1                              | 0                           | The V1 is disabled in case of OV                              |
|                  |               | OTP                      | overvoltage detection   | 1                           | The device transition to fail-safe state (M30) in case of OV  |
|                  | OTP_V1_CFG5   | CONF_TSD_V1_             | Select the device reaction in case of V1                              | 0                           | The V1 is disabled in case of TSD                             |
|                  |               | OTP                      | thermal-shutdown detection  | 1                           | the device transition to fail-safe state (M30) in case of TSD |
|                  | OTP_V1_CFG5   | BUCK_PK_OC_              | Select PWM mode High-Side peak current                                | 010                         | Overcurrent (peak) threshold is 400 mA                        |
|                  |               | PWM_OTP[2:0]             | detection threshold   | 011                         | Overcurrent (peak) threshold is 500 mA                        |
|                  |               |                          |   | 100                         | Overcurrent (peak) threshold is 600 mA                        |
|                  |               |                          |   | 101                         | Overcurrent (peak) threshold is 700 mA                        |
|                  |               |                          |   | 110                         | Overcurrent (peak) threshold is 800 mA                        |
|                  |               |                          |   | 111                         | Overcurrent (peak) threshold is 900 mA                        |
|                  | OTP_V1_CFG5   | BUCK_AVG_OC_             | Select PWM mode average current                                       | 000                         | Average current detection threshold is 200 mA                 |
|                  |               | PWM_OTP[2:0]             | detection threshold   | 001                         | Average current detection threshold is 300 mA                 |
|                  |               |                          |   | 010                         | Average current detection threshold is 400 mA                 |
|                  |               |                          |   | 011                         | Average current detection threshold is 500 mA                 |
|                  |               |                          |   | 100                         | Average current detection threshold is 600 mA                 |
|                  |               |                          |   | 101                         | Average current detection threshold is 700 mA                 |
| 0x24             | OTP_V1_CFG7   | V1UVLP_TH_OTP            | Select V1UVLP threshold   | 0                           | V1UVLP threshold is typical 1.8 V                             |
|                  |               |                          |   | 1                           | V1UVLP threshold is typical 3.07 V                            |
|                  |               | VV1_BUCK_                | Select V1 BUCK regulator output voltage range                         | 0                           | Range = 2 for V1 from 3.3 V to 5 V                            |
|                  |               | RANGE_OTP                |   | 1                           | Range = 1 for V1 from 1.9 V to 3.375 V                        |
|                  |               | VV1_BUCK_<br>OTP[5:0]    | Select V1 BUCK regulator output voltage in Normal mode                | 001000                      | V1 = 2 V with Range 1   |
|                  |               |                          |   | 011100                      | V1 = 2.5 V with Range 1                                       |
|                  |               |                          |   | 101000                      | V1 = 5 V with Range 2   |
|                  |               |                          |   | 111100                      | V1 = 3.3 V with Range 1                                       |
| 0x25             | OTP_V1_CFG8   | BUCK_LP_DVS_<br>OTP[1:0] | Select BUCK DVS ramp rate at FSW_                                     | 00                          | 11.25 mV/µs   |
|                  |               |                          | BUCK = 2.2 MHz (values are multiplied by<br>2 for FSW_BUCK = 450 kHz) | 01                          | 5.6 mV/µs   |
|                  |               |                          |   | 10                          | 2.8 mV/µs   |
|                  |               |                          |   | 11                          | 1.4 mV/µs   |
|                  | OTP_V1_CFG8   | VV1_LP_BUCK_             | Select V1 BUCK regulator output voltage                               | 001000                      | V1 = 2 V with Range 1   |
|                  |               | OTP[5:0]                 | in LPON mode  | 011100                      | V1 = 2.5 V with Range 1                                       |
|                  |               |                          |   | 101000                      | V1 = 5 V with Range 2   |
|                  |               |                          |   | 111100                      | V1 = 3.3 V with Range 1                                       |
| 0x26             | OTP_V3_CFG    | CONF_OV_V3_              | Select the device reaction in case of V3                              | 0                           | The V3 is disabled in case of OV                              |
|                  |               | OTP                      | overvoltage detection   | 1                           | the device transition to Fail-safe state (M30) in case of OV  |
|                  |               | CONF_TSD_V3_             | Select the device reaction in case of V3                              | 0                           | The V3 is disabled in case of TSD                             |
|                  |               | OTP                      | thermal-shutdown detection  | 1                           | The device transition to Fail-safe state (M30) in case of TSD |
|                  |               | VV3_OTP                  | Select V3 LDO regulator output voltage                                | 0                           | V3 = 3.3 V  |
|                  |               |                          |   | 1                           | V3 = 5.0 V  |
|                  |               | V3_SLOT_                 | Select the power sequence slot for V3                                 | 00                          | V3 starts and stops in slot 0                                 |
|                  |               | OTP[1:0]                 |   | 01                          | V3 starts and stops in slot 1                                 |
|                  |               |                          |   | 10                          | V3 starts and stops in slot 2                                 |
|                  |               |                          |   | 11                          | V3 does not start in a slot (enabled by SPI)                  |

Table 149. Main OTP bits description...continued

| Address           | Register name | Bit group name                       | Description  | Binary value <sup>[1]</sup>  | Settings  |
|-------------------|---------------|--------------------------------------|--|--|---|
|                   | OTP_HVIO_     | HVIO1PUPD_<br>OTP[1:0]               | Select the pulldown on HVIO1 pin   | 00   | HVIO1 internal pulldown and pullup are disabled   |
|                   | CFG1          | 011 [1.0]                            |  | 01   | HVIO1 internal pulldown is enabled and pullup is disabled   |
|                   |               |                                      |  | 10   | HVIO1 internal pulldown is disabled and pullup is enabled   |
|                   |               |                                      |  | 11   | HVIO1 internal pulldown and pullup are configured as cell repeater                                      |
|                   |               | WK2PUPD_                             | Select the pulldown on WAKE2 pin   | 00   | WAKE2 internal pulldown and pullup are disabled   |
|                   |               | OTP[1:0]                             |  | 01   | WAKE2 internal pulldown is enabled and pullup is disabled   |
|                   |               |                                      |  | 10   | WAKE2 internal pulldown is disabled and pullup is enabled   |
|                   |               |                                      |  | 11   | WAKE2 internal pulldown and pullup are configured as cel repeater                                       |
|                   |               | WK3PUPD_                             | Select the pulldown on WAKE3 pin   | 00   | WAKE3 internal pulldown and pullup are disabled   |
|                   |               | OTP[1:0]                             |  | 01   | WAKE3 internal pulldown is enabled and pullup is disabled   |
|                   |               |                                      |  | 10   | WAKE3 internal pulldown is disabled and pullup is enabled   |
|                   |               |                                      |  | 11   | WAKE3 internal pulldown and pullup are configured as cell repeater                                      |
|                   |               | HVIO1_SLOT_                          | Select the power sequence slot for HVIO1   | 00   | HVIO1 polarity is changed in slot 0   |
|                   |               | OTP[1:0]                             |  | 01   | HVIO1 polarity is changed in slot 1   |
|                   |               |                                      | 10   | HVIO1 polarity is changed in slot 2  |   |
|                   |               |                                      |  | 11   | HVIO1 is not released in a slot (enabled by SPI)  |
| OTP_HVIO_<br>CFG2 | HVIO1_OUT_EN_ | Configure the HVIO1 pin as an output | 0  | HVIO1 is configured as an input  |   |
|                   | CFG2          | ОТР                                  |  | 1  | HVIO1 is configured as an output  |
|                   |               | HVIO1_OUT_<br>DFLT_OTP               | Configure the HVIO1 pin default state when HVIO1 is an output  | 0  | HVIO1 default state is low (asserted)   |
|                   |               |                                      |  | 1  | HVIO1 default state is high (HIZ)   |
|                   |               | HVIO1_SLOT_<br>POL_OTP               | Configure the HVIO1 polarity when activated by a slot  Select pull up source on HVIO1 when   | 0  | HVIO1 is turned high (HIZ) on an active slot  |
|                   |               |                                      |  | 1  | HVIO1 is turned low (asserted) on an active slot  |
|                   |               | HVIO1_PU_SEL_                        |  | 0  | Pullup to VSUP  |
|                   |               | OTP                                  | used as an output  | 1  | Pullup to VDDIO   |
| 0x29              | OTP_MAIN_     | VBOS2V1_SW_                          | D_ Select the pulldown on WAKE2 pin  D_ Select the pulldown on WAKE2 pin  D_ Select the pulldown on WAKE3 pin  D_ Select the power sequence slot for HVIO1  DO WAKE3 internal pulldo  DO WAKE3 internal pulldo  DO WAKE3 internal pulldo  DO WAKE3 internal pulldo  PWAKE3 internal pulldo  DO WAKE3 internal pulldo  PWAKE3 internal pulldo  PWAKE3 internal pulldo  DO WAKE3 internal pulldo  PWAKE3 internal pulldo  PW | VBOS to V1 switch is open in LPON mode   |   |
|                   | SYS_CFG       | LP_EN_OTP                            | when V1 = BUCK   | pin 00 WAKE2 internal pulldown and pullup are disable on WAKE2 internal pulldown is enabled and pullup is of WAKE2 internal pulldown is enabled and pullup is of WAKE2 internal pulldown is disabled and pullup is of WAKE3 internal pulldown and pullup are configured repeater on WAKE3 internal pulldown and pullup are disabled on WAKE3 internal pulldown is enabled and pullup is of WAKE3 internal pulldown is disabled and pullup is of WAKE3 internal pulldown is disabled and pullup is of WAKE3 internal pulldown and pullup are configured repeater of WAKE3 internal pulldown and pullup are configured repeater of WAKE3 internal pulldown and pullup are configured repeater of WAKE3 internal pulldown and pullup are configured repeater of WAKE3 internal pulldown and pullup are configured repeater of WAKE3 internal pulldown and pullup are configured as an investigation of the WAME3 internal pulldown and pullup are configured repeater of WAKE3 internal pulldown and pullup are configured as an investigation of the WIO1 polarity is changed in slot 0 and in slot 1 and WAME3 internal pullodown and pullup are configured repeater of the WIO1 is not released in a slot (enabled by SPI) and WAME3 internal pulldown and pullup are configured as an input and wall in the WIO1 is configured as an input and wall was an output as an output as an output and wall was an output as | VBOS to V1 switch is closed in LPON mode  |
|                   |               | MOD_CONF_OTP                         |  | 0  | Triangular modulation is selected by default  |
|                   |               |                                      | configuration (when FS24 boots up)   | 1  | Pseudo random modulation is selected by default   |
|                   |               | MOD_EN_OTP                           |  | 0  | Modulation is disabled by default   |
|                   |               |                                      |  | 1  | Modulation is enabled by default  |
|                   |               | SLOT_BYP_OTP                         | Bypass unecessary slots  | 0  | Slots are not bypassed  |
|                   |               |                                      |  | 1  | Bypass unnecessary slots during power-down or wake-up from LPON   |
|                   |               | CRC_DIS_OTP                          | Disable SPI CRC check  | 0  | SPI CRC is enabled, SPI CRC bits on MOSI must be equal to the CRC results and are monitored by the FS24 |
|                   |               |                                      |  | 1  | SPI CRC is disabled, SPI CRC bits on MOSI can all be set to 0 and are not monitored by the FS24         |
|                   |               | CRC_DBG_DIS_<br>OTP                  |  | 0  | SPI CRC is enabled in Debug mode when CRC_DIS_<br>OTP = 1, stay disabled otherwise                      |
|                   |               |                                      |  | 1  | SPI CRC is disabled in Debug mode   |
|                   |               | CRC_INV_OTP                          |  | 0  | SAE J-1850 = (x^8+x^4+x^3+x^2+1) XOR 0x00   |
|                   |               |                                      | calculation for SPI CRC  | 4  | CRC-8-AUTOSAR / SAE J-1850 = (x^8+x^4+x^3+x^2+1)  |

Default values for a blank part are in bold.

These codes are suggested as best fit for the described use cases. In case other values are needed, contact local support. The slope compensation values are given for a typical V1\_IN at 13.5 V.

<sup>[1]</sup> [2] [3]

## Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## 24.3 Fail-safe OTP overview

Table 150. Fail-safe OTP overview

| ADDRESS | Register<br>Name             | BIT7              | BIT6                | BIT5                 | BIT4             | BIT3                     | BIT2                     | BIT1                | BIT0                       |  |
|---------|------------------------------|-------------------|---------------------|----------------------|------------------|--------------------------|--------------------------|---------------------|----------------------------|--|
| 0x2A    | OTP_FS_<br>SYS_CFG           | ERRMON_<br>EN_OTP | _                   | INIT_CRC_<br>DIS_OTP | FS_LPOFF_<br>OTP | FS_DUR_<br>CFG_OTP       | WD_<br>INF_OTP           | RSTB8S_<br>DIS_OTP  | FIRST_<br>FAULT_<br>EN_OTP |  |
| 0x2B    | OTP_OVUV_<br>CFG1            |                   | V1MON_UVTH_OTP[3:0] |                      |                  |                          | V1MON_OVTH_OTP[3:0]      |                     |                            |  |
| 0x2C    | OTP_OVUV_<br>CFG2            |                   | V3MON_UVTH_OTP[3:0] |                      |                  |                          | V3MON_OVTH_OTP[3:0]      |                     |                            |  |
| 0x2D    | OTP_OVUV_<br>CFG3            |                   | V0MON_UVTH_OTP[3:0] |                      |                  |                          | V0MON_OVTH_OTP[3:0]      |                     |                            |  |
| 0x2E    | OTP_UV_<br>DGLT_CFG          | V0MON_UVD         | GLT_OTP[1:0]        | V1MON_UVD            | GLT_OTP[1:0]     | _                        | _                        | V3MON_UVD           | GLT_OTP[1:0]               |  |
| 0x2F    | OTP_<br>LIMP_OV_<br>DGLT_CFG | _                 | _                   | _                    | _                | V0MON_<br>OVDGLT_<br>OTP | V1MON_<br>OVDGLT_<br>OTP | V1_UV_PW_<br>EN_OTP | V3MON_<br>OVDGLT_OTP       |  |
|         | OTP_RSTB_                    | V0UV RSTB         | V0OV_RSTB_          | V1UV RSTB            | V10V RSTB        |                          |                          | V3UV RSTB           | V3OV RSTB                  |  |

# 24.4 Fail-safe OTP bits description

Table 151. Fail-safe OTP bits description

| Address | Register name | Bit group name         | Description  | Binary value <sup>[1]</sup> | Settings                                      |
|---------|---------------|------------------------|--|-----------------------------|---|
| 0x2A    | OTP_FS_SYS_   | ERRMON_EN_OTP          | Enable ERRMON functionality                                    | 0                           | ERRMON is disabled                            |
|         | CFG           |                        |  | 1                           | ERRMON is enabled                             |
|         |               | INIT_CRC_DIS_OTP       | Disable the INIT registers CRC protection                      | 0                           | CRC is enabled                                |
|         |               |                        |  | 1                           | CRC is disabled                               |
|         |               | FS_LPOFF_OTP           | Configure FS state exit  | 0                           | Automatic restart after FS state              |
|         |               |                        |  | 1                           | GoTo LPOFF after FS state                     |
|         |               | FS_DUR_CFG_OTP         | Configure FS state duration                                    | 1                           | FS state duration is 100 ms                   |
|         |               |                        |  |                             | FS state duration is 4 s                      |
|         |               | WD_INF_OTP             | Disable the watchdog   | 0                           | Watchdog is enabled                           |
|         |               |                        |  | 1                           | Watchdog is put into infinite window duration |
|         |               | RSTB8S_DIS_OTP         | Disable the RSTB 8 s timer                                     | 0                           | RSTB 8 s timer is enabled                     |
|         |               |                        |  | ail-                        | RSTB 8 s timer is disabled                    |
|         |               | FIRST_FAULT_EN_<br>OTP | Configure the first fault to send the device in Fail-safe mode |                             | Do not got to Fail-safe at first fault        |
|         |               |                        |  | 1                           | Go to Fail-safe at first fault                |

Table 151. Fail-safe OTP bits description...continued

| Address | Register name     | Bit group name | Description               | Binary value <sup>[1]</sup>                  | Settings           |                 |
|---------|-------------------|----------------|---------------------------|--|--------------------|-----------------|
| 0x2B    | OTP_OVUV_<br>CFG1 | V1MON_UVTH_    | Select V1MON UV threshold | 0000   | V1MON UV = 65 %    |                 |
|         | CFG1              | OTP[3:0]       |                           | 0001   | V1MON UV = 64.5 %  |                 |
|         |                   |                |                           | 0010   | V1MON UV = 96.5 %  |                 |
|         |                   |                |                           | 0011 V1MON UV = 96 %                         | 0011 V1MON UV =    | V1MON UV = 96 % |
|         |                   |                |                           | 0100   | V1MON UV = 95.5 %  |                 |
|         |                   |                |                           | 0101   | V1MON UV = 95 %    |                 |
|         |                   |                |                           | 0110   | V1MON UV = 94.5 %  |                 |
|         |                   |                |                           | 0111   | V1MON UV = 94 %    |                 |
|         |                   |                |                           | 1000   | V1MON UV = 93.5 %  |                 |
|         |                   |                |                           | 1001   | V1MON UV = 93 %    |                 |
|         |                   |                |                           | 1010   | V1MON UV = 92.5 %  |                 |
|         |                   |                |                           | 1011   | V1MON UV = 92 %    |                 |
|         |                   |                |                           | 1100   | V1MON UV = 91.5 %  |                 |
|         |                   |                |                           | 1101   | V1MON UV = 64 %    |                 |
|         |                   |                |                           | 1110   | V1MON UV = 63.5 %  |                 |
|         |                   |                |                           | 1111   | V1MON UV = 62 %    |                 |
|         |                   | V1MON_OVTH_    | Select V1MON OV threshold | 0000   | V1MON OV = 102.5 % |                 |
|         |                   | OTP[3:0]       |                           | 0001   | V1MON OV = 103 %   |                 |
|         |                   |                |                           | 0010   | V1MON OV = 103.5 % |                 |
|         |                   |                |                           | 0011 V1MON 0<br>0100 V1MON 0<br>0101 V1MON 0 | V1MON OV = 104 %   |                 |
|         |                   |                |                           |  | V1MON OV = 104.5 % |                 |
|         |                   |                |                           |  | V1MON OV = 105 %   |                 |
|         |                   |                |                           |  | V1MON OV = 105.5 % |                 |
|         |                   |                |                           | 0111   | V1MON OV = 106 %   |                 |
|         |                   |                |                           | 1000   | V1MON OV = 106.5 % |                 |
|         |                   |                |                           | 1001   | V1MON OV = 107 %   |                 |
|         |                   |                |                           | 1010   | V1MON OV = 107.5 % |                 |
|         |                   |                |                           | 1011   | V1MON OV = 108 %   |                 |
|         |                   |                |                           | 1100   | V1MON OV = 108.5 % |                 |
|         |                   |                |                           | 1101   | V1MON OV = 109 %   |                 |
|         |                   |                |                           | 1101   | V1MON OV = 109.5 % |                 |
|         |                   |                |                           | 1111   | V1MON OV = 110 %   |                 |

Table 151. Fail-safe OTP bits description...continued

| Address | Register name | Bit group name | Description               | Binary value <sup>[1]</sup> | Settings           |
|---------|---------------|----------------|---------------------------|-----------------------------|--------------------|
| 0x2C    | OTP_OVUV_     | V3MON_UVTH_    | Select V3MON UV threshold | 0000                        | V3MON UV = 65 %    |
|         | CFG2          | OTP[3:0]       |                           | 0001                        | V3MON UV = 64.5 %  |
|         |               |                |                           | 0010                        | V3MON UV = 96.5 %  |
|         |               |                |                           | 0011                        | V3MON UV = 96 %    |
|         |               |                |                           | 0100                        | V3MON UV = 95.5 %  |
|         |               |                |                           | 0101                        | V3MON UV = 95 %    |
|         |               |                |                           | 0110                        | V3MON UV = 94.5 %  |
|         |               |                |                           | 0111                        | V3MON UV = 94 %    |
|         |               |                |                           | 1000                        | V3MON UV = 93.5 %  |
|         |               |                |                           | 1001                        | V3MON UV = 93 %    |
|         |               |                |                           | 1010                        | V3MON UV = 92.5 %  |
|         |               |                |                           | 1011                        | V3MON UV = 92 %    |
|         |               |                |                           | 1100 V3MON L                | V3MON UV = 91.5 %  |
|         |               |                |                           | 1101                        | V3MON UV = 64 %    |
|         |               |                | 1110                      | V3MON UV = 63.5 %           |                    |
|         |               |                |                           | 1111                        | V3MON UV = 62 %    |
|         |               | V3MON_OVTH_    | Select V3MON OV threshold | 0000                        | V3MON OV = 102.5 % |
|         |               | OTP[3:0]       |                           | 0001                        | V3MON OV = 103 %   |
|         |               |                |                           | 0010                        | V3MON OV = 103.5 % |
|         |               |                |                           | 0011                        | V3MON OV = 104 %   |
|         |               |                |                           | 0101 V3MO                   | V3MON OV = 104.5 % |
|         |               |                |                           |                             | V3MON OV = 105 %   |
|         |               |                |                           |                             | V3MON OV = 105.5 % |
|         |               |                |                           | 0111                        | V3MON OV = 106 %   |
|         |               |                |                           | 1000                        | V3MON OV = 106.5 % |
|         |               |                | 1                         | 1001                        | V3MON OV = 107 %   |
|         |               |                |                           | 1010                        | V3MON OV = 107.5 % |
|         |               |                |                           | 1011                        | V3MON OV = 108 %   |
|         |               |                | 1100                      | V3MON OV = 108.5 %          |                    |
|         |               |                |                           | 1101                        | V3MON OV = 109 %   |
|         |               |                |                           | 1110                        | V3MON OV = 109.5 % |
|         |               |                |                           | 1111                        | V3MON OV = 110 %   |

Table 151. Fail-safe OTP bits description...continued

| Address | Register name | Bit group name | Description                                | Binary value <sup>[1]</sup> | Settings                    |
|---------|---------------|----------------|--|-----------------------------|-----------------------------|
| 0x2D    | - 0           | V0MON_UVTH_    | Select V0MON UV threshold                  | 0000                        | V0MON UV = 65 %             |
|         | OTP[3:0]      |                | 0001                                       | V0MON UV = 64.5 %           |                             |
|         |               |                | 0010                                       | V0MON UV = 96.5 %           |                             |
|         |               |                |  | 0011                        | V0MON UV = 96 %             |
|         |               |                |  | 0100                        | V0MON UV = 95.5 %           |
|         |               |                |  | 0101                        | V0MON UV = 95 %             |
|         |               |                |  | 0110                        | V0MON UV = 94.5 %           |
|         |               |                |  | 0111                        | V0MON UV = 94 %             |
|         |               |                |  | 1000                        | V0MON UV = 93.5 %           |
|         |               |                |  | 1001                        | V0MON UV = 93 %             |
|         |               |                |  | 1010                        | V0MON UV = 92.5 %           |
|         |               |                |  | 1011                        | V0MON UV = 92 %             |
|         |               |                |  | 1100                        | V0MON UV = 91.5 %           |
|         |               |                |  | 1101                        | V0MON UV = 64 %             |
|         |               |                |  | 1110                        | V0MON UV = 63.5 %           |
|         |               |                |  | 1111                        | V0MON UV = 62 %             |
|         |               | V0MON_OVTH_    | Select V0MON threshold                     | 0000                        | V0MON = 102.5 %             |
|         |               | OTP[3:0]       |  | 0001                        | V0MON = 103 %               |
|         |               |                |  | 0010                        | V0MON = 103.5 %             |
|         |               |                |  | 0011                        | V0MON = 104 %               |
|         |               |                |  | 0100                        | V0MON = 104.5 %             |
|         |               |                |  | 0101                        | V0MON = 105 %               |
|         |               |                |  | 0110                        | V0MON = 105.5 %             |
|         |               |                |  | 0111                        | V0MON = 106 %               |
|         |               |                |  | 1000                        | V0MON = 106.5 %             |
|         |               |                |  | 1001                        | V0MON = 107 %               |
|         |               |                |  | 1010                        | V0MON = 107.5 %             |
|         |               |                |  | 1011                        | V0MON = 108 %               |
|         |               |                |  | 1100                        | V0MON = 108.5 %             |
|         |               |                |  | 1101                        | V0MON = 109 %               |
|         |               |                |  | 1110                        | V0MON = 109.5 %             |
|         |               |                |  | 1111                        | V0MON = 110 %               |
| 0x2E    | OTP_UV_DGLT_  | V0MON_UVDGLT_  | Select V0MON UV deglitcher time (VMON_EXT) | 00                          | V0MON UV deglitcher = 5 μs  |
|         | CFG           | OTP[1:0]       |  | 01                          | V0MON UV deglitcher = 15 μs |
|         |               |                |  | 10                          | V0MON UV deglitcher = 25 μs |
|         |               |                |  | 11                          | V0MON UV deglitcher = 40 μs |
|         |               | V1MON_UVDGLT_  | Select V1MON UV deglitcher time            | 00                          | V1MON UV deglitcher = 5 µs  |
|         |               | OTP[1:0]       |  | 01                          | V1MON UV deglitcher = 15 μs |
|         |               |                |  | 10                          | V1MON UV deglitcher = 25 µs |
|         |               |                |  | 11                          | V1MON UV deglitcher = 40 μs |
|         |               | V3MON_UVDGLT_  | Select V3MON UV deglitcher time            | 00                          | V3MON UV deglitcher = 5 µs  |
|         |               | OTP[1:0]       |  | 01                          | V3MON UV deglitcher = 15 μs |
|         |               |                |  | 10                          | V3MON UV deglitcher = 25 μs |
|         |               |                |  | 11                          | V3MON UV deglitcher = 40 μs |

Table 151. Fail-safe OTP bits description...continued


| Address | Register name            | Bit group name           | Description                                      | Binary value <sup>[1]</sup> | Settings                         |
|---------|--------------------------|--------------------------|--|-----------------------------|----------------------------------|
| 0x2F    | OTP_LIMP_OV_<br>DGLT_CFG | V0MON_OVDGLT_<br>OTP     | Select V0MON OV deglitcher time (VMON_EXT)       | 0                           | V0MON OV deglitcher = 25<br>µs   |
|         |                          |                          |  | 1                           | V0MON OV deglitcher = 45 μs      |
|         |                          | V1MON_OVDGLT_<br>OTP     | Select V1MON OV deglitcher time                  | 0                           | V1MON OV deglitcher = 25<br>µs   |
|         |                          |                          |  | 1                           | V1MON OV deglitcher = 45 μs      |
|         |                          | V1_UV_PW_EN_             | Enable V1 pre-warning monitor (Typical threshold |                             | Monitor disabled                 |
|         |                          | OTP                      | is 4.6 V)  | 1                           | Monitor enabled                  |
|         |                          | V3MON_OVDGLT_<br>OTP     |  | 0                           | V3MON OV deglitcher = 25<br>µs   |
|         |                          |                          |  | 1                           | V3MON OV deglitcher = 45 μs      |
| 0x30    | OTP_RSTB_<br>IMPACT_CFG  | V0UV_RSTB_<br>IMPACT_OTP | Configure VMON_EXT UV impact on RSTB             | 0                           | VMON_EXT UV does not assert RSTB |
|         |                          |                          |  | 1                           | VMON_EXT UV asserts RSTB         |
|         |                          | V00V_RSTB_<br>IMPACT_OTP | Configure VMON_EXT OV impact on RSTB             | 0                           | Default                          |
|         |                          |                          |  | 0                           | VMON_EXT OV does not assert RSTB |
|         |                          |                          |  | 1                           | VMON_EXT OV asserts<br>RSTB      |
|         |                          | V1UV_RSTB_               | Configure V1 UV impact on RSTB                   | 0                           | Default                          |
|         |                          | IMPACT_OTP               |  | 0                           | V1 UV does not assert RSTB       |
|         |                          |                          |  | 1                           | V1 UV asserts RSTB               |
|         |                          | V1OV_RSTB_               | Configure V1 OV impact on RSTB                   | 0                           | V1 OV does not assert RSTB       |
|         |                          | IMPACT_OTP               |  | 1                           | V1 OV asserts RSTB               |
|         |                          | V3UV_RSTB_               | Configure V3 UV impact on RSTB                   | 0                           | V3 UV does not assert RSTB       |
|         |                          | IMPACT_OTP               |  | 1                           | V3 UV asserts RSTB               |
|         |                          | V3OV_RSTB_               | Configure V3 OV impact on RSTB                   | 0                           | V3 OV does not assert RSTB       |
|         |                          | IMPACT_OTP               |  | 1                           | V3 OV asserts RSTB               |

<sup>[1]</sup> Default values for a blank part are in bold.


Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 25 Package outline

FS24 package is an HVQFN, thermally enhanced, wettable flanks, 5 x 5 x 0.85 mm, 0.5 mm pitch, 32 pins.





### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver




ANCHORING PADS.

Figure 50. Notes







# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# 26 Revision history

#### Table 152. Revision history

| Document ID             | Release date    | Modifications  |
|-------------------------|-----------------|--|
| Document ID FS2400 v5.0 |                 | CIN # 202505018I Product data sheet Globat: removed or changed name QFN to HVQFN Globat: removed or changed non-inclusive language - changed master to controller and slave to device Section 2: updated Power supplies and Configuration and enablement sections Sections: removed UMB master anchors telm Figure 1: updated package to HVQFN32 Table 1: corrected Package column Table 2: updated package name HVQFN32EP to HVQFN32, added part MFS2400AVBAAES Table 3: added pin 33 Section 7.1: updated Transition to fail-safe during the power up and Transitions to Low-power modes sections Figure 8: updated Figure 15: updated descriptions of V <sub>SUP_UVRL</sub> and V <sub>SUP_UVRH</sub> Removed duplicate Pseudo-random modulation section, formerly 14.1.2.3, along with its figure Section 14.11: updated themal shutdown description Section 19.3: updated italic table description and R <sub>BUCK_DIS</sub> values, removed 1 <sub>WOV_DGLT</sub> parameter, corrected 1 <sub>BUCKHS_OFF</sub> description Figure 21: added 5 V efficiency Figure 22: added 5 V efficiency Figure 23: added 6 V efficiency Figure 25: added 5 V efficiency Figure 25: corrected conditions for entering CAN_OFF state Section 18.1: updated Figure 34: corrected mode selection transition conditions Figure 27: updated ECU connector information Figure 36: added 60: a formation was expensed to the selection of the V <sub>CAN_IN_DIFF_REC</sub> Section 19.3: updated Figure 37: corrected description for V <sub>CAN_IN_DIFF_REC</sub> Section 19.3: updated Figure 37: corrected to expense and provides section Figure 37: corrected to expense and p |
| FS2400 v4.0             | 23 October 2024 | Section 23.11: corrected typo in bit 15 name, in both tables Table 148: added bold format to the first two columns Table 149: corrected CRC_DIS_OTP settings, changed hex values to binary, added bit field length information, added bold format for defaults, added footnote explaining bold format for defaults Table 150: added bold format to the first two columns Table 151: changed hex values to binary, added bit field length information, added bold format for defaults, added footnote explaining bold format for defaults Updated legal information  Changed classification from confidential to public Updated legal information   |

Table 152. Revision history...continued

| Document ID  | Release date    | Modifications   |
|--------------|-----------------|---|
| FS2400 v.3   | 12 January 2024 | <ul> <li>Global editing for style and grammar.</li> <li>Section 2: Under System support, updated text to "Four wake-up inputs (40 V capable): WAKEx pins, HVIO1 pin, CAN FD or SPI command" from "Four wake-up inputs (40 V capable): WAKEx pins, HVIO1 pin, CAN FD or SPI activity"</li> <li>Updated Section 7.5: Added first paragraph</li> <li>Updated Table 1 and Table 2</li> <li>Updated Table 13  - For "R<sub>HS_BUCK</sub>" and "R<sub>LS_BUCK</sub>", added "Typical value at Tj = 25 °C. Maximum value at Tj = 150 °C" to Description, deleted "Min" value, changed "Max" value to "350" from "330".</li> <li>For I<sub>OC_PK_PFM</sub>, removed "BUCK_PK_OC_PFM_OTP[2:0] = 010", "BUCK_PK_OC_PFM_OTP[2:0] = 011", and "BUCK_PK_OC_PWM_OTP[2:0] = 100"</li> <li>Updated Table 21: For Interrupt "EXT_RSTB_WU", changed Mask/Enable to "EXT_RSTB_DIS" from "None"</li> <li>Updated Table 129: For Bit "0 to 5", updated Description, added "Range 1" and "Range 2" and footnote.</li> <li>Updated Table 129: For Bit "14", updated Description</li> <li>Updated Table 149</li> <li>For Address "0x24", Bit Group Name "VV1_BUCK_OTP" updated Settings for "0x08", "0x1C", "0x28", and "0x28", removed all others.</li> <li>For Address "0x25", Bit Group Name "VV1_LP_BUCK_OTP" updated Settings for "0x08", "0x1C", "0x28", and "0x28", removed all others.</li> <li>For Address "0x29", Bit Group Name "CRC_INV_OTP" updated Description.</li> <li>Updated Figure 3, Figure 10</li> </ul> |
| FS2400 v.2   | 20231207        | Product data sheet  |
| FS2400 v.1   | 20230614        | Preliminary data sheet  |
| FS2400 v.0.3 | 20230207        | Preliminary data sheet  |
| FS2400 v.0.2 | 20220811        | Initial version   |

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## Legal information

#### Data sheet status

| Document status <sup>[1][2]</sup> | Product status <sup>[3]</sup> | Definition  |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet      | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet    | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet        | Production                    | This document contains the product specification.                                     |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="https://www.nxp.com">https://www.nxp.com</a>.

#### **Definitions**

**Draft** — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at https://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

FS2400

All information provided in this document is subject to legal disclaimers.

© 2025 NXP B.V. All rights reserved.

#### Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

**HTML publications** — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

**Translations** — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <a href="PSIRT@nxp.com">PSIRT@nxp.com</a>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

 $\ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace - \ensuremath{\mathsf{NXP}}\xspace \ensuremath{\mathsf{B.V.}}\xspace$  is not an operating company and it does not distribute or sell products.

#### **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# **Tables**

| Tab. 1.              | Device segmentation   | 6  | Tab. 49.  | Cyclic CRC check characteristics   | 76    |
|----------------------|---|----|-----------|--|-------|
| Tab. 2.              | Orderable part numbers  |    | Tab. 50.  | SPI write command message construction   |       |
| Tab. 3.              | Pin description   |    | Tab. 51.  | SPI read command message construction  | 77    |
| Tab. 4.              | Connection of unused pins   |    | Tab. 52.  | MISO general device status bits  |       |
| Tab. 5.              | Electrical characteristics  |    |           | descriptions   | 78    |
| Tab. 6.              | Best of supply electrical characteristics                         |    | Tab. 53.  | Data preparation for CRC encoding  |       |
| Tab. 7.              | Limiting values   |    | Tab. 54.  | Data preparation for CRC encoding  |       |
| Tab. 8.              | Static characteristics  |    | Tab. 55.  | SPI electrical characteristics   |       |
| Tab. 9.              | Thermal ratings   |    | Tab. 56.  | Main register mapping  |       |
| Tab. 10.             | Supply voltage  |    | Tab. 57.  | Safety-related register mapping  |       |
| Tab. 11.             | Current consumption   |    | Tab. 58.  | M_DEV_CFG register bit allocation  |       |
| Tab. 12.             | FS24 regulators list  |    | Tab. 59.  | M_DEV_CFG register bit description   |       |
| Tab. 13.             | Electrical characteristics  |    | Tab. 60.  | M_DEV_PROG_ID register bit allocation  |       |
| Tab. 14.             | Hardware and configurations                                       |    | Tab. 61.  | M_DEV_PROG_ID register bit description   |       |
| Tab. 15.             | Electrical characteristics  |    | Tab. 62.  | M_GEN_FLAG register bit allocation   |       |
| Tab. 16.             | AMUX output selection   |    | Tab. 63.  | M_GEN_FLAG register bit description  |       |
| Tab. 17.             | Electrical characteristics  |    | Tab. 64.  | M_STATUS register bit allocation   |       |
| Tab. 18.             | WAKE23/HID01 electrical characteristics .                         |    | Tab. 65.  | M_STATUS register bit description  |       |
| Tab. 19.             | HVIO1 electrical characteristics                                  |    | Tab. 66.  | M SYS CFG register bit allocation  |       |
| Tab. 20.             | INTB electrical characteristics                                   |    | Tab. 67.  | M_SYS_CFG register bit description   |       |
| Tab. 21.             | List of interrupts from main logic                                |    | Tab. 68.  | M_SYS1_CFG register bit allocation   |       |
| Tab. 22.             | Long duration timer characteristics                               |    | Tab. 69.  | M_SYS1_CFG register bit description  |       |
| Tab. 23.             | LDT functions   |    | Tab. 70.  | M_REG_CTRL register bit allocation   |       |
| Tab. 24.             | Long duration timer electrical                                    |    | Tab. 71.  | M_REG_CTRL register bit description  |       |
| IUD. ZT.             | characteristics   | 53 | Tab. 71.  | M_REG2_CTRL register bit allocation  |       |
| Tab. 25.             | CAN FD transceiver characteristics                                |    | Tab. 73.  | M_REG2_CTRL register bit description   |       |
| Tab. 26.             | Watchdog window period configuration                              |    | Tab. 74.  | M REG FLG register bit allocation  |       |
| Tab. 27.             | Watchdog type configuration                                       |    | Tab. 75.  | M_REG_FLG register bit description   |       |
| Tab. 28.             | Watchdog answer and refresh validation                            |    | Tab. 76.  | M_REG_MSK register bit allocation  |       |
| Tab. 29.             | Watchdog error counter limit configuration                        |    | Tab. 70.  | M_REG_MSK register bit description   |       |
| Tab. 30.             | Watchdog refresh counter limit                                    | 02 | Tab. 77.  | M_REG_FLG register bit allocation  |       |
| 1ab. 50.             | configuration   | 63 | Tab. 70.  | M_REG_FLG register bit description   |       |
| Tab. 31.             | Watchdog error impact configuration                               |    | Tab. 79.  | M_REG_MSK register bit allocation  |       |
| Tab. 31.             | Watchdog electrical characteristics                               |    | Tab. 81.  | <del>-</del>   |       |
| Tab. 33.             | VMON UV/OV threshold configuration                                |    | Tab. 81.  | M_REG_MSK register bit description M_IO_CTRL register bit allocation           |       |
| Tab. 34.             | VMON deglitch time configuration                                  |    | Tab. 83.  | M_IO_CTRL register bit description   |       |
| Tab. 35.             | VxMON electrical characteristics                                  |    | Tab. 84.  | M_IO_TIMER_FLG register bit allocation   |       |
| Tab. 36.             | Signal polarity to detect an error on HVIO1                       |    | Tab. 85.  |  |       |
| 1ab. 50.             |   |    | Tab. 86.  | M_IO_TIMER_FLG register bit description M_IO_TIMER_MSK register bit allocation |       |
| Tab. 37.             | pinReaction when an error is detected HVIO1                       |    | Tab. 87.  | M IO TIMER MSK register bit description  |       |
| 1ab. 51.             | pin   |    | Tab. 87.  | M_VSUP_COM_FLG register bit allocation   |       |
| Tab. 38.             |   | 00 | Tab. 89.  | M_VSUP_COM_FLG register bit allocation   | 101   |
| 1ab. 50.             | Allowed time before receiving                                     |    | 1ab. 09.  |  | 101   |
|                      | microcontroller acknowledge when an external IC error is detected | 60 | Tob 00    | descriptionM_VSUP_COM_MSK register bit allocation .                            |       |
| Tab 20               |   |    | Tab. 90.  |  | . 102 |
| Tab. 39.<br>Tab. 40. | Error flag for external IC monitoring                             |    | Tab. 91.  | M_VSUP_COM_MSK register bit  | 100   |
|                      | Acknowledgment from MCU register                                  | 00 | Tab 02    | description  M IOWU CFG register bit allocation                                |       |
| Tab. 41.             | External IC monitoring electrical                                 | 00 | Tab. 92.  |  |       |
| T-6 40               | characteristics  Fault error counter configuration                |    | Tab. 93.  | M_IOWU_CFG register bit description  |       |
| Tab. 42.             | •   |    | Tab. 94.  | M_IOWU_EN register bit allocation  |       |
| Tab. 43.             | Fault error counter fail-safe impact                              | /U | Tab. 95.  | M_IOWU_EN register bit description   |       |
| Tab. 44.             | Application related fail-safe fault list and                      | 70 | Tab. 96.  | M_IOWU_FLG register bit allocation   |       |
| Tob 45               | reaction  |    | Tab. 97.  | M_IOWU_FLG register bit description  |       |
| Tab. 45.             | Fail-safe state electrical characteristics                        |    | Tab. 98.  | M_WU1_EN register bit allocation   |       |
| Tab. 46.             | RSTB electrical characteristics                                   |    | Tab. 99.  | M_WU1_EN register bit description  |       |
| Tab. 47.             | LIMP0 electrical characteristics                                  |    |           | M_WU1_FLG register bit allocation  |       |
| Tab. 48.             | ABIST electrical characteristics                                  | /6 | iab. 101. | M_WU1_FLG register bit description   | . 106 |

| Tab. 102. | M_AMUX_CTRL register bit allocation107      | Tab. 128. | FS_I_FSSM_CFG register bit allocation   | 120 |
|-----------|---|-----------|---|-----|
| Tab. 103. | M_AMUX_CTRL register bit description108     | Tab. 129. | FS_I_FSSM_CFG register bit description  | 120 |
| Tab. 104. | M_LDT_CFG1 register bit allocation 109      | Tab. 130. | FS_I_WD_CFG register bit allocation     | 121 |
| Tab. 105. | M_LDT_CFG1 register bit description 109     | Tab. 131. | FS_I_WD_CFG register bit description    | 122 |
| Tab. 106. | M_LDT_CFG2 register bit allocation 109      | Tab. 132. | FS_WDW_CFG register bit allocation      | 123 |
| Tab. 107. | M_LDT_CFG2 register bit description 109     | Tab. 133. | FS_WDW_CFG register bit description     | 123 |
|           | M_LDT_CFG3 register bit allocation110       | Tab. 134. | FS_WD_TOKEN register bit allocation     | 124 |
| Tab. 109. | M_LDT_CFG3 register bit description110      |           | FS_WD_TOKEN register bit description    |     |
| Tab. 110. | M_LDT_CTRL register bit allocation 110      | Tab. 136. | FS_WD_ANSWER register bit allocation    | 124 |
| Tab. 111. | M_LDT_CTRL register bit description 110     | Tab. 137. | FS_WD_ANSWER register bit description . | 124 |
|           | M_CAN register bit allocation111            |           | FS_LIMP0_REL register bit allocation    |     |
| Tab. 113. | M_CAN register bit description112           | Tab. 139. | FS_LIMP0_REL register bit description   | 125 |
| Tab. 114. | M_CAN register bit allocation113            |           | FS_ABIST register bit allocation        |     |
|           | M_CAN_MSK register bit description113       |           | FS_ABIST register bit description       | 125 |
|           | M_MEMORY0 register bit allocation 113       | Tab. 142. | FS_SAFETY_OUTPUTS register bit          |     |
|           | M_MEMORY0 register bit description 114      |           | allocation                              | 127 |
|           | M_MEMORY1 register bit allocation 114       | Tab. 143. | FS_SAFETY_OUTPUTS register bit          |     |
| Tab. 119. | M_MEMORY1 register bit description 114      |           | description                             | 127 |
| Tab. 120. | M_HW_ID register bit allocation114          |           | FS_SAFETY_FLG register bit allocation   |     |
|           | M_HW_ID register bit description114         |           | FS_SAFETY_FLG register bit description  |     |
|           | FS_I_OVUV_CFG1 register bit allocation 117  | Tab. 146. | FS_CRC register bit allocation          | 129 |
|           | FS_I_OVUV_CFG1 register bit description 117 |           | FS_CRC register bit description         |     |
|           | FS_I_OVUV_CFG2 register bit allocation 118  |           | Main OTP overview                       |     |
| Tab. 125. | FS_I_OVUV_CFG2 register bit description 118 | Tab. 149. | Main OTP bits description               | 130 |
| Tab. 126. | FS_I_ERRMON_LIMP0_CFG register bit          |           | Fail-safe OTP overview                  |     |
|           | allocation119                               |           | Fail-safe OTP bits description          |     |
| Tab. 127. | FS_I_ERRMON_LIMP0_CFG register bit          | Tab. 152. | Revision history                        | 145 |
|           | description119                              |           |   |     |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

# **Figures**

| Fig. 1.  | FS24 product numbering scheme           | 5  | Fig. 27. | Example of application for hardware ID    |     |
|----------|---|----|----------|---|-----|
| Fig. 2.  | Functional block diagram                | 7  |          | function (either using solution 1 OR 2)   |     |
| Fig. 3.  | FS2400 block diagram                    | 8  | Fig. 28. | Using LIMP0 as a third HW ID pin          |     |
| Fig. 4.  | FS24 for UWB Simplified application     |    | Fig. 29. | HVIO1 pin                                 | 46  |
|          | diagram                                 | 9  | Fig. 30. | Example of HVIO1 pin configuration in the |     |
| Fig. 5.  | FS24 for UWB and BLE Simplified         |    |          | slots, at power up                        |     |
|          | application diagram                     |    | Fig. 31. | Long duration timer block diagram         | 50  |
| Fig. 6.  | FS2400 pin configuration                | 11 | Fig. 32. | Long duration timer functions             | 52  |
| Fig. 7.  | FS2400 pin configuration legend         |    | Fig. 33. | CAN FD transceiver internal diagram, with |     |
| Fig. 8.  | Detailed functional state diagram       | 15 |          | external components                       | 54  |
| Fig. 9.  | Simplified INIT state diagram           | 16 | Fig. 34. | CAN transceiver state machine             | 55  |
| Fig. 10. | Power sequencing                        | 17 | Fig. 35. | CAN Wake-up timing diagram                | 56  |
| Fig. 11. | Power-up sequence example               |    | Fig. 36. | CAN timing definition according to ISO    |     |
| Fig. 12. | Debug mode                              | 19 |          | 11898-2:2016                              | 57  |
| Fig. 13. | OTP mode time chart                     | 19 | Fig. 37. | Fail-safe features block diagram          | 60  |
| Fig. 14. | Debug pin circuitry                     | 19 | Fig. 38. | Window watchdog time diagram              | 62  |
| Fig. 15. | Simplified VBOS state diagram           | 21 | Fig. 39. | Watchdog error counter configurations     | 63  |
| Fig. 16. | Application schematic, 2.2 MHz HVBUCK,  |    | Fig. 40. | Watchdog refresh counter configurations   | 64  |
|          | SPI interface                           | 26 | Fig. 41. | External IC monitoring timing diagram     | 69  |
| Fig. 17. | Input voltage range in LPOFF, LPON, and |    | Fig. 42. | Fault error counter diagram with maximum  |     |
|          | NORMAL mode                             | 29 |          | value = 2 or 6                            | 70  |
| Fig. 18. | Triangular modulation                   | 32 | Fig. 43. | Fault error counter diagram with maximum  |     |
| Fig. 19. | Pseudo-random modulation                | 32 |          | value = 8 or 12                           | 71  |
| Fig. 20. | HVBUCK schematic with connection to V1_ |    | Fig. 44. | RSTB pin implementation                   | 73  |
|          | IN                                      | 33 | Fig. 45. | LIMP0 pin implementation                  | 74  |
| Fig. 21. | HVBUCK efficiency using 2.25 MHz using  |    | Fig. 46. | CRC encoder example                       | 79  |
|          | TFM252012ALMA4R7MTAA                    | 37 | Fig. 47. | SPI timing diagram                        | 81  |
| Fig. 22. | HVBUCK efficiency at 2.25 MHz using     |    | Fig. 48. | Top and bottom view                       | 140 |
| -        | VLS3015CX-4R7M-H                        | 38 | Fig. 49. | Detail                                    | 141 |
| Fig. 23. | HVBUCK PFM efficiency                   | 38 | Fig. 50. | Notes                                     | 141 |
| Fig. 24. | HVLDO3 application schematic            |    | Fig. 51. | Solder mask opening pattern               | 142 |
| Fig. 25. | AMUX block diagram                      |    | Fig. 52. | I/O pads solderable area                  |     |
| Fig. 26. | WAKEx/HIDx diagram                      | 43 | Fig. 53. | Solder paste stencil                      | 144 |
|          |   |    |          |   |     |

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

## **Contents**

| 1                      | General description                     | 2  | 16.1.2   | Hardware ID feature                 | 43 |
|------------------------|---|----|----------|-------------------------------------|----|
| 2                      | Features and benefits                   | 3  | 16.1.3   | Electrical characteristics          | 45 |
| 3                      | Applications                            | 4  | 16.2     | HVIO1                               | 46 |
| 4                      | Ordering information                    |    | 16.2.1   | HVIO1 used as input                 | 46 |
| 4.1                    | Part numbers definition                 |    | 16.2.2   | HVIO1 used as output                |    |
| 4.2                    | Part numbers list                       |    | 16.2.3   | Electrical characteristics          |    |
| 5                      | Block diagram                           |    | 16.3     | INTB                                | 47 |
| 5.1                    | Internal block diagram                  |    | 16.3.1   | Interrupts and wake-up events       |    |
| 5.2                    | Simplified application diagram          |    |          | management                          | 48 |
| 6                      | Pinning information                     |    | 16.3.2   | Electrical characteristics          |    |
| 6.1                    | Pinning                                 |    | 17       | Long duration timer (LDT)           |    |
| 6.2                    | Pin description                         |    | 17.1     | Calibration procedure               |    |
| 6.2.1                  | Connection of unused pins               |    | 17.2     | Timer functions                     |    |
| 7                      | Functional description                  |    | 17.3     | Electrical characteristics          |    |
| 7.1                    | Main state machine description          |    | 18       | Physical layer                      |    |
| 7.2                    | Detailed functional state diagram       |    | 18.1     | CAN FD transceiver                  |    |
| 7.3                    | INIT state machine                      |    | 18.1.1   | CAN operating modes                 |    |
| 7.3<br>7.4             | Power sequencing                        |    | 18.1.1.1 | CAN off mode                        |    |
| 7. <del>4</del><br>7.5 | Debug and OTP modes                     |    | 18.1.1.2 | CAN Wake-capable mode               |    |
| 7.5.1                  | Electrical characteristics              |    | 18.1.1.3 | CAN wake-capable mode               |    |
| 7.5.1                  | MCU programming                         |    | 18.1.1.4 |                                     |    |
|                        |   |    |          | CAN Active made                     |    |
| 7.7                    | Best of supply (BOS)                    |    | 18.1.1.5 | CAN Active mode                     |    |
| 7.7.1                  | Functional description                  | 20 | 18.1.2   | Electrical characteristics          |    |
| 7.7.2                  | Best of supply (BOS) electrical         | 04 | 19       | Safety                              |    |
| •                      | characteristics                         |    | 19.1     | Functional description              |    |
| 8                      | Limiting values                         |    | 19.2     | Watchdog                            |    |
| 9                      | Static characteristics                  |    | 19.2.1   | Watchdog selection                  |    |
| 10                     | Thermal characteristics                 |    | 19.2.1.1 | Timeout watchdog                    |    |
| 11                     | Application information                 |    | 19.2.1.2 | Window watchdog                     |    |
| 12                     | EMC compliancy                          | 27 | 19.2.2   | Watchdog error counter              |    |
| 13                     | Operating range and current             |    | 19.2.3   | Watchdog refresh counter            |    |
|                        | consumption                             |    | 19.2.4   | Watchdog error impact               |    |
| 13.1                   | Supply voltage                          |    | 19.2.5   | Watchdog electrical characteristics |    |
| 13.2                   | Operating range                         |    | 19.3     | Voltage supervisor                  |    |
| 13.3                   | Current consumption                     |    | 19.3.1   | V0MON (VMON_EXT) monitoring         |    |
| 14                     | Power management                        |    | 19.3.2   | VxMON monitoring $(x = 1, 3)$       | 65 |
| 14.1                   | V1 HVBUCK: High-voltage buck regulator  |    | 19.3.3   | VxMON UV/OV threshold               |    |
| 14.1.1                 | Functional description                  | 31 | 19.3.4   | VxMON deglitch time                 |    |
| 14.1.2                 | HVBUCK clock management                 | 32 | 19.3.5   | VxMON safety reaction (impact)      |    |
| 14.1.2.1               | Description                             |    | 19.3.6   | V1UVLP monitoring                   | 66 |
| 14.1.2.2               | Spread spectrum                         |    | 19.3.7   | Electrical characteristics          |    |
| 14.1.3                 | Application schematic                   | 33 | 19.4     | External IC monitoring              |    |
| 14.1.4                 | Electrical characteristics              | 33 | 19.5     | Fault management                    | 69 |
| 14.1.5                 | HVBUCK efficiency                       | 36 | 19.5.1   | Fault error counter                 |    |
| 14.2                   | V3 HVLDO: High-voltage linear regulator | 38 | 19.5.2   | Fault source and reaction           | 71 |
| 14.2.1                 | Functional description                  | 38 | 19.5.3   | Fail-safe mode                      | 72 |
| 14.2.2                 | Application schematic                   | 39 | 19.6     | RSTB, LIMP0                         | 73 |
| 14.2.3                 | Electrical characteristics              |    | 19.6.1   | RSTB                                | 73 |
| 15                     | AMUX: Analog multiplexer                | 41 | 19.6.2   | LIMP0 as a safety output            | 74 |
| 15.1                   | Functional description                  |    | 19.6.3   | LIMP0 as a safety output release    | 75 |
| 15.2                   | AMUX schematic diagram                  |    | 19.6.4   | LIMP0 as a GPO                      |    |
| 15.3                   | Channel selection                       |    | 19.7     | Analog built-in self-test (ABIST)   |    |
| 15.4                   | Electrical characteristics              |    | 19.8     | Cyclic CRC check                    |    |
| 16                     | I/O interface pins                      |    | 19.9     | Clock monitoring                    |    |
| 16.1                   | WAKE2/HID0, WAKE3/HID1                  |    | 20       | MCU communication                   |    |
| 16.1.1                 | WAKE feature                            |    | 20.1     | SPI communication                   |    |
|                        |   |    |          |                                     |    |

26

# Fail-safe system basis chip with SMPS and LDO, CAN FD transceiver

| 20.1.1             | Cyclic redundancy check79                  |
|--------------------|--|
| 20.1.2             | Electrical characteristics 80              |
| 21                 | Register mapping 82                        |
| 22                 | Main register mapping84                    |
| 22.1               | M_DEV_CFG84                                |
| 22.2               | M DEV PROG ID84                            |
| 22.3               | M GEN FLAG85                               |
| 22.4               | M STATUS                                   |
| 22.5               | M_SYS_CFG88                                |
| 22.6               | M_SYS1_CFG89                               |
| 22.7               | M REG CTRL92                               |
| 22.7               | M REG2 CTRL                                |
|                    |  |
| 22.9               | M_REG_FLG                                  |
| 22.10              | M_REG_MSK                                  |
| 22.11              | M_REG1_FLG                                 |
| 22.12              | M_REG1_MSK                                 |
| 22.13              | M_IO_CTRL98                                |
| 22.14              | M_IO_TIMER_FLG99                           |
| 22.15              | M_IO_TIMER_MSK100                          |
| 22.16              | M_VSUP_COM_FLG101                          |
| 22.17              | M_VSUP_COM_MSK102                          |
| 22.18              | M_IOWU_CFG103                              |
| 22.19              | M_IOWU_EN104                               |
| 22.20              | M_IOWU_FLG 105                             |
| 22.21              | M_WU1_EN105                                |
| 22.22              | M WU1 FLG106                               |
| 22.23              | M AMUX CTRL107                             |
| 22.24              | M_LDT_CFG1109                              |
| 22.25              | M_LDT_CFG2109                              |
| 22.26              | M_LDT_CFG3110                              |
| 22.27              | M LDT CTRL110                              |
| 22.28              | M CAN                                      |
| 22.29              | M_CAN_MSK113                               |
| 22.30              | M MEMORY0                                  |
| 22.31              | M_MEMORY1114                               |
| 22.32              | M HW ID                                    |
| 22.32<br><b>23</b> | Fail-safe register mapping117              |
| 23.1               |  |
|                    | FS_I_OVUV_CFG1117                          |
| 23.2               | FS_I_OVUV_CFG2118 FS_I_ERRMON_LIMP0_CFG119 |
| 23.3               |  |
| 23.4               | FS_I_FSSM_CFG                              |
| 23.5               | FS_I_WD_CFG121                             |
| 23.6               | FS_WDW_CFG                                 |
| 23.7               | FS_WD_TOKEN                                |
| 23.8               | FS_WD_ANSWER124                            |
| 23.9               | FS_LIMP0_REL125                            |
| 23.10              | FS_ABIST125                                |
| 23.11              | FS_SAFETY_OUTPUTS127                       |
| 23.12              | FS_SAFETY_FLG 128                          |
| 23.13              | FS_CRC129                                  |
| 24                 | OTP bits description130                    |
| 24.1               | Main OTP overview130                       |
| 24.2               | Main OTP bits description                  |
| 24.3               | Fail-safe OTP overview135                  |
| 24.4               | Fail-safe OTP bits description 135         |
| 25                 | Package outline140                         |

| Revision history  | 145  |
|-------------------|------|
| Legal information | າ147 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.