


5.0Gbps, 1-port, USB3.0 ReDriver™ with I²C Programming Interface


Features

- USB 3.0 compatible
- Two 5.0Gbps differential signal pairs
- Adjustable Receiver Equalization
- 100Ω Differential CML I/O's
- Pin Configured Output Emphasis and Swing Control
- Input signal level detect and squelch for each channel
- Automatic Receiver Detect
- Low Power : ~330mW
- Industrial Temp Support -40°C~+85°C
- Auto "Slumber" mode for adaptive power management
- Stand-by Mode – Power Down State
- Single Supply Voltage: 3.3V±10%
- Packaging: 20-Pin TQFN (4x4mm)

Pin Diagram (Top Side View)



Block Diagram




Description

Pericom Semiconductor's PI3EQX7841 is a low power, high performance 5.0 Gbps signal ReDriver™ designed specifically for the USB 3.0 protocol. The device provides programmable equalization, De-Emphasis, and Output Swings to optimize performance over a variety of physical mediums by reducing Inter-Symbol Interference. PI3EQX7841 supports two 100Ω Differential CML data I/O's between the Protocol ASIC to a switch fabric, over cable, or to extend the signals across other distant data pathways on the user's platform. The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver. A low-level input signal detection and output squelch function is provided for each channel.

When the channels are enabled, EN# = 0, and operating, that channels' input signal level (on xI+/-) determines whether the output is active. If the input signal level of the channel falls below the active threshold level (Vth-) then the outputs are driven to the common mode voltage. In addition to signal conditioning, when EN# = 1, the device enters a low power standby mode. The PI3EQX7841 also includes a fully programmable I²C interface. When I2C control mode is enabled, I2C_EN = 1, equalization, output swing, and de-emphasis settings can be adjusted by programming the related registers.

Figure1



Pin Description

| Pin # | Pin Name | Type | Description |
|--------------------|--------------------------|------------------|--|
| 1 2 11 12 | AI+ AI- BI+ BI- | Input | CML input channels. With Selectable input termination between 50Ω to internal V _{bias} or 60kΩ to GND. |
| 3 | EN# | Input | Chip Enable. When the pin is driven "Low", chip is in normal operation. When the pin is driven "High", chip is in power down mode. With internal 200kΩ pull-down resistor. |
| 4 5 14 15 | BO- BO+ AO- AO+ | Output | Selectable output termination between 50Ω to internal V _{bias} , 2kΩ to internal V _{bias} , or Hi-Z. |
| 6 16 | DNC / DNC | DNC | Do Not Connect |
| 7 17 | EQ_B, EQ_A | Input | Set the equalization of two channels. These are Tri-level input pins. When set to "HIGH" the pin becomes Logic "1"; when set to "open", the pin becomes "open", when set to "low", the pin becomes logic "0". Please refer to Mode Adjustment on page 3. |
| 8 | DE_B / A0 | Input | Set the de-emphasis of the output CML buffer for Channel B. This is a Tri-level input pins When set to "high", the pin becomes logic "1"; when set to "open", the pin becomes "open"; when set to "low", the pin becomes logic "0". Please refer to Mode Adjustment on page 3. This pin is also used for I ² C programming interface. When set to "high" or floating, I ² C address bit A0 is set to "1". When set to "low", I ² C address bit A0 is set to "0". |
| 9 | OS_B / A1 | Input | Set the output swing of Channel B. This is a Tri-level input pins When set to "HIGH", the pin becomes Logic "1"; when set to "open", the pin becomes "open", when set to "low", the pin becomes logic "0". This pin is also used for I ² C programming interface. When set to "high" or floating, I ² C address bit A1 is set to "1". When set to "low", I ² C address bit A1 is set to "0". |
| 10 20 | VDD33 | Power | 3.3V Voltage Supply |
| 13 | I2C_EN | Input | I ² C Control Enable. When the pin is driven "High", chip is in I ² C Control Mode. When the pin is driven "Low", chip is in pin strap control mode. With internal 200kΩ pull-down resistor. |
| 18 | DE_A / SDA | Input/ Output | Set the de-emphasis of the output CML buffer for Channel A. These is a Tri-level input pin. When set to "high", the pin becomes logic "1"; when set to "open", the pin becomes "open"; when set to "low", the pin becomes logic "0". Please refer to Mode Adjustment on page 3. This pin is also used as Data Line for I ² C programming interface. |
| 19 | OS_A / SCL | Input | Set the output swing of Channel A. This is a Tri-level input pins When set to "HIGH", the pin becomes Logic "1"; when set to "open", the pin becomes "open", when set to "low", the pin becomes logic "0". This pin is also used as Clock Line for I ² C programming interface. |
| Center Pad | GND | GND | Supply Ground. |

Power Management

Notebooks, netbooks, and other power sensitive consumer devices require judicious use of power in order to maximize battery life. In order to minimize the power consumption of our devices, Pericom has added an additional adaptive power management feature. When a signal detector is idle for longer than 1.3ms, the corresponding channel will move to low power mode ONLY. (It means both channels will move to low power mode individually).

In the low power mode, the signal detector will still be monitoring the input channel. If a channel is in low power mode and the input signal is detected, the corresponding channel will wake-up immediately. If a channel is in low power mode and the signal detector is idle longer than 6ms, the receiver detection loop will be active again. If load is not detected, then the Channel will move to Device Unplug Mode and monitor the load continuously. If load is detected, it will return to Low Power Mode and receiver detection will be active again per 6ms.

The device can also be forced into low power mode through the use of the EN# pin, however this would require the use of GPIO pin to control.

Configuration Table

| EN# | Function | Input R | Output R |
|-----|--|----------------------------------|--------------------------|
| 1 | Channels disable if EN# is high, Chip Power Down | 60K Ω to GND | Hi-Z |
| 0 | Chip and channels enabled | 50 Ω /60K Ω to GND | 50 Ω /2K Ω |

| I2C_EN | Function |
|--------|--|
| 0 | Chip is in pin-strap control mode if "low". |
| 1 | Chip is in I ² C control mode and pin values are latched into I ² C registers if "high". |

Mode Adjustment

Equalization Setting through Pin Strap:

EQ_A/B are the selection pins for the equalization selection for each direction.

| Equalizer setting | |
|-------------------|------------------|
| EQ_A/B | @ 2.5GHz |
| 0 | 3.3 dB |
| NC | 8.1 dB (Default) |
| V _{DD33} | 11.7 dB |

Equalization Setting through I²C Programming Interface:

| Equalizer setting | |
|-----------------------------|------------------|
| A/B_CH Byte Register [7:4]* | @ 2.5GHz |
| 0000 | 0 dB |
| 0001 | 3.3 dB |
| 0010 | 4.5 dB |
| 0011 | 5.6 dB |
| 0100 | 6.8 dB |
| 0101 | 7.4 dB |
| 0110 | 8.1 dB (Default) |
| 0111 | 8.7 dB |
| 1000 | 9.3 dB |
| 1001 | 10 dB |
| 1010 | 10.8 dB |
| 1011 | 11.7 dB |
| 1100 | 12.5 dB |
| 1101 | 13.3 dB |
| 1110 | 14.2 dB |
| 1111 | 15 dB |

Note: *Bits A/B_CH[3:0] are for other settings, see I²C register definition

Output Swing Setting through Pin Strap:

OS_A/B are the selection pins for the output swing selection for each direction.

| Output swing setting | |
|----------------------|----------------------|
| OS_A/B | Output swing @ 5Gbps |
| 0 | 900mVppd |
| NC | 1000mVppd (default) |
| V _{DD33} | 1200mVppd |

Output Swing Setting through I²C Programming Interface:

| Output swing setting | |
|----------------------|----------------------|
| A/B_CH[3:2]* | Output swing @ 5Gbps |
| 00 | 900mVppd |
| 01 | 1000mVppd (default) |
| 10 | 1100mVppd |
| 11 | 1200mVppd |

Note: *Bits A/B_CH[7:4,1:0] are for other settings, see I²C register definition

De-emphasis Setting through Pin Strap:

DE_A/B are the selection pins for the de-emphasis selection for each direction.

| De-emphasis setting | |
|---------------------|---------------------|
| DE_A/B | De-emphasis @ 5Gbps |
| 0 | 0dB |
| NC | -3.5dB (default) |
| V _{DD33} | -6dB |

De-emphasis Setting through I²C Programming Interface:

| De-emphasis setting | |
|---------------------|---------------------|
| A/B_CH[1:0]* | De-emphasis @ 5Gbps |
| 00 | 0dB |
| 01 | -2dB |
| 10 | -3.5dB (default) |
| 11 | -6dB |

Note: *Bits A/B_CH[7:2] are for other settings, see I²C register definition

Transferring Data

Every byte put on the SDA line must be 8-bits long. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see the I²C Data Transfer diagram). The PI3EQX7841 will never hold the clock line SCL LOW to force the master into a wait state.

Note: Block-write and block-read transfers have a fixed offset of 0x00, because of the very small number of configuration bytes. An offset byte presented by a host to the PI3EQX7841 is not used.

Addressing

Up to four PI3EQX7841 devices can be connected to a single I²C bus. The PI3EQX7841 supports 7-bit addressing, with the LSB indicating either a read or write operation. The address for a specific device is determined by the A0 and A1 input pins.

| Address Assignment | | | | | | | |
|--------------------|----|----|----|----|--------------|----|----------|
| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
| 1 | 1 | 0 | 0 | 0 | Programmable | | 1=R, 0=W |

Acknowledge

Data transfer with acknowledge is required from the master. When the master releases the SDA line (HIGH) during the acknowledge clock pulse, the PI3EQX7841 will pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse as indicated in the I²C Data Transfer diagram. The PI3EQX7841 will generate an acknowledge after each byte has been received.


Data Transfer

A data transfer cycle begins with the master issuing a start bit. After recognizing a start bit, the PI3EQX7841 will watch the next byte of information for a match with its address setting. When a match is found it will respond with a read or write of data on the following clocks. Each byte must be followed by an acknowledge bit, except for the last byte of a read cycle which ends with a stop bit. For a write cycle, the first data byte following the address byte is a dummy or fill byte that is not used by the PI3EQX7841. This byte is provided to provided compatibility with systems implementing 10-bit addressing. Data is transferred with the most significant bit (MSB) first.

I²C Data Transfer

Start & Stop Conditions


A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition, as shown in the figure below.




I²C START and STOP conditions.

I²C Data Transfer


1. Read sequence



2. Write sequence



3. Combined sequence



Notes:

1. only block read and block write from the lowest byte are supported for this application.
2. for some I²C application, an offset address byte will be presented at the second byte in write command, which is called dummy byte here and will be simply ignored in this application for correct interoperation.

Register Description

BYTE 0 - Channel A Setting Register (A_CH[7:0]), Offset is not supported

| Bit | Type | Power-on State | Control Signal | Description |
|-----|------|----------------|----------------|---|
| 7 | R/W | latch from pin | A_EQ[3] | Controls Equalization setting of CH A |
| 6 | R/W | latch from pin | A_EQ[2] | Default setting is 8.1dB; latched from pin A_EQ |
| 5 | R/W | latch from pin | A_EQ[1] | |
| 4 | R/W | latch from pin | A_EQ[0] | |
| 3 | R/W | 0 | A_OS[1] | Controls output swing of CH A. |
| 2 | R/W | 1 | A_OS[0] | Default setting is 1000mVppd; A_OS[1:0]="01" |
| 1 | R/W | 1 | A_DE[1] | Controls output de-emphasis of CH A |
| 0 | R/W | 0 | A_DE[0] | Default setting is -3.5dB; A_DE[1:0]="10" |

BYTE 1 - Channel B Setting Register (B_CH[7:0]), Offset = 0x01

| Bit | Type | Power-on State | Control Signal | Description |
|-----|------|----------------|----------------|---|
| 7 | R/W | latch from pin | B_EQ[3] | Controls Equalization setting of CH B |
| 6 | R/W | latch from pin | B_EQ[2] | Default setting is 8.1dB; latched from pin B_EQ |
| 5 | R/W | latch from pin | B_EQ[1] | |
| 4 | R/W | latch from pin | B_EQ[0] | |
| 3 | R/W | 0 | B_OS[1] | Controls output swing of CH B |
| 2 | R/W | 1 | B_OS[0] | Default setting is 1000mVppd; B_OS[1:0]="01" |
| 1 | R/W | 1 | B_DE[1] | Controls output de-emphasis of CH B |
| 0 | R/W | 0 | B_DE[0] | Default setting is -3.5dB; B_DE[1:0]="10" |

BYTE 2 - Global Function Setting Register (GBL_FUNC[7:0]), Offset = 0x02

| Bit | Type | Power-on State | Control Signal | Description |
|-----|------|----------------|----------------|--|
| 7 | R/W | 1 | TDET_EN | Termination Detect Enable |
| 6 | R/W | 1 | APD_EN | Auto Slumber Mode Enable |
| 5 | R/W | 1 | ADE_EN | Auto-De-emphasis Enable |
| 4 | R/W | 0 | EM_HALF | Half bit de-emphasis Enable |
| 3 | R/W | 0 | UNPLUG_EN | Unplug detector Enable |
| 2 | R/W | 1 | UNPLUG_VTH | Unplug Detector Threshold |
| 1 | R/W | Latch from pin | A_PD | Channel A Power Down; latched from pin EN# |
| 0 | R/W | Latch from pin | B_PD | Channel B Power Down; latched from pin EN# |

BYTE 3 - Channel A Status Register (A_STAT[7:0]), Offset = 0x03

| Bit | Type | Power-on State | Control Signal | Description |
|-----|------|----------------|----------------|---|
| 7 | R | N/A | TDET_A | “HIGH” indicates receiver detected at channel A |
| 6 | R | N/A | APD_A | “HIGH” indicates power saving mode at channel A |
| 5 | R | N/A | SDET_A | “HIGH” indicates signal detected at channel A |
| 4 | R | N/A | ADE_A | “HIGH” indicates de-emphasis enable @5Gbps data only at channel A |
| 3 | R | 0 | Reserved | |
| 2 | R | 0 | Reserved | |
| 1 | R | 0 | Reserved | |
| 0 | R | 0 | Reserved | |

BYTE 4 - Channel B Status Register (B_STAT[7:0]), Offset = 0x04

| Bit | Type | Power-on State | Control Signal | Description |
|-----|------|----------------|----------------|---|
| 7 | R | N/A | TDET_B | “HIGH” indicates receiver detected at channel B |
| 6 | R | N/A | APD_B | “HIGH” indicates power saving mode at channel B |
| 5 | R | N/A | SDET_B | “HIGH” indicates signal detected at channel B |
| 4 | R | N/A | ADE_B | “HIGH” indicates de-emphasis enable @5Gbps data only at channel B |
| 3 | R | 0 | Reserved | |
| 2 | R | 0 | Reserved | |
| 1 | R | 0 | Reserved | |
| 0 | R | 0 | Reserved | |

BYTE 5 - Reserved, Offset = 0x05

BYTE 6-14 - Reserved, Offset = 0x06 - 0x14

Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

| | |
|--|----------------------------------|
| Storage Temperature..... | –65°C to +150°C |
| Supply Voltage to Ground Potential | –0.5V to +4.6V |
| DC SIG Voltage..... | –0.5V to V _{DD33} +0.5V |
| Current Output | –25mA to +25mA |
| Power Dissipation Continuous | 1W |
| Operating Temperature..... | –40 to +85°C |
| ESD, Human Body Model..... | –7kv to +7kV |
| ESD, Machine Model..... | –200V to +200V |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC/DC Electrical Characteristics

3.3V Power Supply Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|-------------------------------|------------------------------|--|------|------|------|-------|
| V _{DD33} | Power Supply Voltage | | 3.0 | | 3.6 | V |
| P _{STANDBY33} | Supply Power Standby | EN# = 1 | | 0.18 | 1.8 | mW |
| P _{DEVICE_UNPLUG} | Supply Power Device Unplug | EN# = 0, Output Unterminated | | 7.3 | | |
| P _{SLUMBER33} | Supply Power Slumber | EN# = 0, No Input Signal | | 52.8 | | |
| P _{ACTIVE33} | Supply Power Active | EN# = 0, V _{RX-DIFF-P} ≥ V _{TH-SD} Output Swing = 900mVppd, DE = -3.5dB | | 330 | | mA |
| I _{DD-STANDBY33} | Supply Current Standby | EN# = 1 | | | 0.5 | |
| I _{DD-DEVICE_UNPLUG} | Supply Current Device Unplug | EN# = 0, Output Unterminated | | 2.2 | | |
| I _{DD-SLUMBER33} | Supply Current Slumber | EN# = 0, No Input Signal | | 16 | | |
| I _{DD-ACTIVE33} | Supply Current Active | EN# = 0, V _{RX-DIFF-P} ≥ V _{TH-SD} Output Swing= 900mVppd, DE = -3.5dB | | 100 | | |

AC/DC Electrical Characteristics (Continued..)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|--|---|----------------------|------|------|------|-------|
| t _{PD} | Latency | From input to output | | 1 | 2 | ns |
| CML Receiver Input (100Ω Differential) | | | | | | |
| Z _{RX-DC} | DC Input Impedance | | 40 | 50 | 60 | Ω |
| Z _{RX-DIFF-DC} | DC Differential Input Impedance | | 80 | 100 | 120 | |
| Z _{RX-CM} | Receiver (DC Common Mode Impedance) | | 18 | | 30 | Ω |
| V _{RX-DIFFP-P} | Differential Input Peak-to-peak Voltage | | 175 | | 1200 | mV |
| V _{RX-CM-ACP} | AC Peak Common Mode Input Voltage | | | | 150 | |
| V _{TH-SD} | Signal detect Threshold | EN# = 0 | 65 | | 175 | mVppd |
| J _{RS} | Residual Jitter ^(1,2) | Total Jitter | | | 0.3 | Ulp-p |

Notes

1. K28.7 pattern is applied differentially at point A as shown in Test Condition Referenced in the Electrical Characteristic Table.
2. Total jitter does not include the signal source jitter. Total jitter (TJ) = (14.1 × RJ + DJ) where RJ is random RMS jitter and DJ is maximum deterministic jitter. Signal source is a K28.5 ± pattern (00 1111 1010 11 0000 0101) for the deterministic jitter test and K28.7 (0011111000) or equivalent for random jitter test. Residual jitter is that which remains after equalizing media-induced losses of the environment of Test Condition Referenced in the Electrical Characteristic Table or its equivalent. The deterministic jitter at point B must be from media-induced loss, and not from clock source modulation. Jitter is measured at 0V at point C of Test Condition Referenced in the Electrical Characteristic Table.

AC/DC Electrical Characteristics (Continued..)


| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|---|---|--|--------------------------|------|--------------------------|-------|
| CML Transmitter Output (100Ω differential) ¹ | | | | | | |
| Z _{OUT} | Output Resistance | Single-Ended | 40 | 50 | 60 | Ω |
| Z _{TX-DIFF-DC} | DC Differential TX Impedance | | 72 | 100 | 120 | |
| Z _{TX-CM} | Transmitter (DC Common Mode Impedance) | | 18 | | 30 | Ω |
| V _{TX-DIFFP-P} | Differential Peak-to-peak Output Voltage | $V_{TX-DIFFP-P} = 2 * V_{TX-D+} - V_{TX-D-} $ | 900 | | 1200 | mV |
| V _{TX-LFPS} | LFPS Differential Peak-to-peak Output Voltage | | 800 | | | |
| V _{TX-C} | Common-Mode Voltage | $ V_{TX-D+} + V_{TX-D-} /2$ | 0.5 | | 1.2 | V |
| V _{cm_ac} | TX AC common mode voltage | | | | 100 | mVpp |
| V _{TX-Pre-Ratio-max} | Max TX De-emphasis Level | | | | -6 | dB |
| C _{AC-coupling} | AC coupling capacitor | | 75 | | 200 | nF |
| Bi-level Control Pins (Pins: 3, 13), Tri-level Control Pins(Pin7, 8, 9, 17, 18, 19) | | | | | | |
| V _{IH} | Input High Voltage (Bi-Level) | | 0.65 × V _{DD33} | | | V |
| V _{IL} | Input Low Voltage (Bi-Level) | | | | 0.35 × V _{DD33} | |

AC/DC Electrical Characteristics (Continued..)


| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
|-----------------|--------------------------------|------------|----------------------|------|----------------------|-------|
| V _{IH} | Input High Voltage (Tri-Level) | | 0.8V _{DD33} | | | V |
| V _M | Input Mid Voltage (Tri-Level) | | 0.4V _{DD33} | | 0.6V _{DD33} | |
| V _{IL} | Input Low Voltage (Tri-Level) | | | | 0.2V _{DD33} | |
| I _{IH} | Input High Current | | | | 50 | μA |
| I _{IL} | Input Low Current | | -50 | | | |

Note:

1. Recommended output coupling capacitor is 75nF to 200nF (on each output)




Test Condition Referenced in the Electrical Characteristic Table



PI3EQX7841 Application Schematic

Packaging Mechanical: 20-contact TQFN (ZD)



Ordering Information

| Ordering Number | Package Code | Package Description |
|-----------------|--------------|---------------------------------------|
| PI3EQX7841ZDE | ZD | Pb-Free and Green 20-pin TQFN (4x4mm) |

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel