Product Preview

High Energy Power FET N-Channel Enhancement-Mode Silicon

Gate

This advanced high voltage MOSFET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor – Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode




ON Semiconductor®

http://onsemi.com

POWER FET 2.0 AMPERES, 250 VOLTS $R_{DS(on)} = 3.5 \Omega$



CASE 318E-04, STYLE 3 TO-261AA



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Avalanche Energy Capability Specified at Elevated Temperature	2	·C)	
• Internal Source-to-Drain Diode Designed to Replace External Zener	3	1)	
Transient Suppressor - Absorbs High Energy in the Avalanche Mode		2,4	
• Source-to-Drain Diode Recovery Time Comparable to Discrete Fast	(1)	ВΟ	
Recovery Diode	Y, (C)		
650			
OB OB	G 0-	~\ -	
MAXIMUM RATINGS (T _C = 25°C unless otherwise noted)	14	ბ S 3	
Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	250	Vdc
Drain-to-Gate Voltage, R _{GS} = 1.0 mΩ	V_{DGR}	250	Vdc
Gate-to-Source Voltage — Continuous	V_{GS}	±20	Vdc
Gate-to-Source Voltage — Single Pulse (tp ≤ 50 μS)	V_{GSM}	±40	Vdc
Drain Current — Continuous @ T _C = 25°C	I _D	2.0	Adc
— Continuous @ T _C = 100°C	I _D	0.6	
— Single Pulse (tp ≤ 10 μS)	I _{DM}	7.0	Apk
Total Power Dissipation @ T _C = 25°C	P _D	0.77	Watts
Derate above 25°C		6.2	mW/°C
Total P_D @ T_A = 25°C mounted on 1" Sq. Drain Pad on FR-4 Bd. Material		1.0	Watts
Total P_D @ T_A = 25°C mounted on 0.7" Sq. Drain Pad on FR-4 Bd. Material		1.2	
Total P _D @ T _A = 25°C mounted on min. Drain Pad on FR-4 Bd. Material		0.8	
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T, < 150°C)

Single Pulse Drain-to-Source Avalanche Energy — Starting T _J = 25°C	E _{AS}		mJ	l
(V _{DD} = 80 V, V _{GS} = 10 V, Peak I _L = 4.0 Apk, L = 3.0 mH, R _G = 25 Ω)		26		

THERMAL CHARACTERISTICS

 Junction-to-Ambient on 1" Sq. Drain Pad on FR-4 Bd. Material Junction-to-Ambient on 0.7" Sq. Drain Pad on FR-4 Bd. Material Junction-to-Ambient on min. Drain Pad on FR-4 Bd. Material 	$R_{ heta JA}$	90 103 162	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T _L	260	°C

This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Chara	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (V _{GS} = 0, I _D = 0.25 mA) Temperature Coefficient (Positive)	9	BV _{DSS}	250	 324	_ _	Vdc V/°C
Zero Gate Voltage Drain Current (V _{DS} = 250 V, V _{GS} = 0) (V _{DS} = 250 V, V _{GS} = 0, T _J = 125°C	C)	I _{DSS}			10 100	μAdc
Gate-Body Leakage Current $(V_{GS} = \pm 20 \text{ V}, V_{DS} = 0)$		I _{GSS}	_	_	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 0.25 \text{ mA})$ Threshold Temperature Coefficient (Negative)	V _{GS(th)}	2.0	2.8 5.7	4.0	Vdc mV/°C
Static Drain-to-Source On-Resistar (V _{GS} = 10 V, I _D = 1.0 Adc)	nce	R _{DS(on)}	_	2.1	3.5	Ohms
$\begin{aligned} & \text{Drain-to-Source On-Voltage} \\ & (\text{V}_{GS} = \text{10 V}, \text{I}_{D} = \text{2.0 A}) \\ & (\text{V}_{GS} = \text{10 V}, \text{I}_{D} = \text{1.0 A}, \text{T}_{J} = \text{125}^{\circ} \end{aligned}$	c)	V _{DS(on)}		JEN'	8.40 7.35	Vdc
Forward Transconductance (V _{DS} = 8.0 V, I _D = 2.0 Adc)		9FS	0.44	1.2	_	mhos
OYNAMIC CHARACTERISTICS			.0			
Input Capacitance	(V _{DS} = 25 V,	C _{iss}	11-11	137	190	pF
Output Capacitance	$V_{GS} = 0,$ $f = 1.0 \text{ MHz}$	C _{oss}	4	30	40	
Transfer Capacitance	C _{rss}		7.0	10		
SWITCHING CHARACTERISTICS (1)		0,12				
Turn-On Delay Time	CV Q	t _{d(on)}	_	9.2	20	ns
Rise Time	$(V_{DS} = 125 \text{ V}, I_{D} = 2.0 \text{ A},$	Z, Q _r	_	6.6	10	
Turn-Off Delay Time	R _G = 9.1 Ohms,	t _{d(off)}	_	13	30	
Fall Time	$V_{GS} = 10 \text{ V}$	t _f	_	8.5	20	•
Gate Charge	113 00 01	Q _T	_	4.7	10	nC
	$(V_{DS} = 200 V,$	Q ₁	_	1.3	_	
	$I_D = 2.0 \text{ A},$ $V_{GS} = 10 \text{ V})$	Q_2	_	3.2	_	
	0 350	Q_3	_	2.3	_	•
SOURCE-DRAIN DIODE CHARACT	ERISTICS		1	I		
Forward On-Voltage	I _S = 2.0 A, V _{GS} = 0 V	V_{SD}	_	0.94	2.0	Vdc
. <	I _S = 2.0 A, V _{GS} = 0 V, T _J = 125°C	V _{SD}	_	0.83	_	1
Reverse Recovery Time		t _{rr}	_	104	_	nS
•	(I _S = 2.0 A,	t _a	_	63		•
	$dl_{S}/dt = 100 \text{ A/}\mu \text{s}$	t _b	_	41		
		<u> </u>	1			

⁽¹⁾ Pulse Test: Pulse Width ≤ 300 μS, Duty Cycle ≤ 2%.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation versus Temperature





Figure 6. Drain-to-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge






Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area







Figure 12. Maximum Avalanche Energy versus Starting Junction Temperature



PACKAGE DIMENSIONS

SOT-223 (TO-261) CASE 318E-04 ISSUE N





NOTES:

DIMENSIONING AND TOLERANCING PER ASME Y14.5M,


CONTROLLING DIMENSION: INCH

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	1.50	1.63	1.75	0.060	0.064	0.068	
A1	0.02	0.06	0.10	0.001	0.002	0.004	
b	0.60	0.75	0.89	0.024	0.030	0.035	
b1	2.90	3.06	3.20	0.115	0.121	0.126	
С	0.24	0.29	0.35	0.009	0.012	0.014	
D	6.30	6.50	6.70	0.249	0.256	0.263	
E	3.30	3.50	3.70	0.130	0.138	0.145	
e	2.20	2.30	2.40	0.087	0.091	0.094	
e1	0.85	0.94	1.05	0.033	0.037	0.041	
	0.20	-		0.008			
L1	1.50	1.75	2.00	0.060	0.069	0.078	
HE	6.70	7.00	7.30	0.264	0.276	0.287	
θ	0°	_	10°	0°	_	10°	

STYLE 3

- PIN 1. GATE 2. DRAIN
 - 3. SOURCE

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opport

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Canada Phone: 421 33 790 2910 Japan Customer Focus C Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative