# **Dual Monostable Multivibrator**

The MC14528B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and produces an output pulse over a wide range of widths, the duration of which is determined by the external timing components,  $C_X$  and  $R_X$ .

#### **Features**

- Separate Reset Available
- Diode Protection on All Inputs
- Triggerable from Leading or Trailing Edge Pulse
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- This part should only be used in new designs where the pulse width is < 10 us

Note: For designs requiring a pulse width >  $10 \mu s$ , please see MC14538, which is pin-for-pin compatible

- These Devices are Pb-Free and are RoHS Compliant
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage Range	$V_{DD}$	-0.5 to +18.0	V
Input or Output Voltage Range (DC or Transient)	V <sub>in</sub> , V <sub>out</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Input or Output Current (DC or Transient) per Pin	I <sub>in</sub> , I <sub>out</sub>	±10	mA
Power Dissipation, per Package (Note 1)	P <sub>D</sub>	500	mW
Ambient Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Lead Temperature (8–Second Soldering)	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



### ON Semiconductor®


http://onsemi.com

MARKING DIAGRAMS









A = Assembly Location

WL = Wafer Lot
 YY, Y = Year
 WW, W = Work Week
 G = Pb-Free Package


### ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

### **PIN ASSIGNMENT**


#### 16 V<sub>DD</sub> V<sub>SS</sub> [ 1 ● C<sub>X</sub>1/R<sub>X</sub>1 15 | V<sub>SS</sub> RESET 1 3 14 C<sub>X</sub>2/R<sub>X</sub>2 13 RESET 2 A1 [ B1 [ 5 12 A2 Q1 [ 6 11 B2 Q1 7 10 Q2 9 Q2 V<sub>SS</sub> [] 8


### **ONE-SHOT SELECTION GUIDE**





### **BLOCK DIAGRAM**





 $V_{DD}$  = PIN 16  $V_{SS}$  = PIN 1, PIN 8, PIN 15  $R_X \ \text{AND} \ C_X \ \text{ARE EXTERNAL COMPONENTS}$ 

#### **FUNCTION TABLE**

	Inputs	Out	puts		
Reset	Α	В	Q	Q	
H H	√ L	H ~	<u>Г</u>	л Л	
H H			Not Triggered Not Triggered		
H H	L, H, ∼ L	H L, H, <i>-</i> ∕⁻		iggered iggered	
	X X	X X	L Not Tr	H iggered	

## **ELECTRICAL CHARACTERISTICS** (Voltages Referenced to V<sub>SS</sub>)

			- 5	– 55°C 25°C 125°		5°C	С			
Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Le V <sub>in</sub> = V <sub>DD</sub> or 0	vel V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
"1" Level V <sub>in</sub> = 0 or V <sub>DD</sub>	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
Input Voltage "0" Le $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	vel V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
"1" Le $(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	vel V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current	ce I <sub>OH</sub>	5.0 5.0 10 15	-1.2 -0.64 -1.6 -4.2	- - - -	-1.0 -0.51 -1.3 -3.4	-1.7 -0.88 -2.25 -8.8	- - - -	-0.7 -0.36 -0.9 -2.4	- - - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ S $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	nk I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	I <sub>in</sub>	15	-	± 0.1	-	±0.00001	± 0.1	-	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	=	_	-	=	5.0	7.5	=	=	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current at an extern load Capacitance ( $C_L$ ) and at external timing capacitance ( $C_X$ ), uthe formula. (Note 3)	I <sub>T</sub>	-	wher	e: I <sub>T</sub> in μΑ	;R <sub>X</sub> C per circu (	$C_L + 0.36C_X$ $\chi(V_{DD}^{-2})^2fJ_X$ uit), $C_L$ and $C_L$ in kHz is inc	: 10 <sup>–3</sup> C <sub>X</sub> in pF, F	R <sub>X</sub> in mego	ohms,	μAdc

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.

## SWITCHING CHARACTERISTICS ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$ ) (Note 4)

Characteristic	Symbol	<b>C</b> <sub>X</sub> pF	<b>R</b> <sub>X</sub> kΩ	V <sub>DD</sub> Vdc	Min	Typ (Note 5)	Max	Unit
Output Rise and Fall Time $t_{TLH}$ , $t_{THL}$ = (1.5 ns/pF) $C_L$ + 25 ns $t_{TLH}$ , $t_{THL}$ = (0.75 ns/pF) $C_L$ + 12.5 ns $t_{TLH}$ , $t_{THL}$ = (0.55 ns/pF) $C_L$ + 9.5 ns	t <sub>TLH</sub> , t <sub>THL</sub>	-	-	5.0 10 15	- - -	100 50 40	200 100 80	ns
Turn-Off, Turn-On Delay Time — A or B to Q or $\overline{Q}$ t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 240 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 87 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 65 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	15	5.0	5.0 10 15	- - -	325 120 90	650 240 180	ns
Turn-Off, Turn-On Delay Time — A or B to Q or $\overline{Q}$ t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 620 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 257 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 185 ns	t <sub>PLH</sub> , t <sub>PHL</sub>	1000	10	5.0 10 15	- - -	705 290 210	- - -	ns
Input Pulse Width — A or B	t <sub>WH</sub>	15	5.0	5.0 10 15	150 75 55	70 30 30		ns
	t <sub>WL</sub>	1000	10	5.0 10 15	- - -	70 30 30	- - -	ns
Output Pulse Width — Q or $\overline{Q}$ (For $C_X < 0.01 \mu F$ use graph for appropriate $V_{DD}$ level.)	t <sub>W</sub>	15	5.0	5.0 10 15	- - -	550 350 300	- - -	ns
Output Pulse Width — Q or $\overline{Q}$ (For $C_X > 0.01 \mu F$ use formula: $t_W = 0.2 R_X C_X Ln [V_{DD} - V_{SS}])$ (Note 6)	t <sub>W</sub>	10,000	10	5.0 10 15	15 10 15	30 50 55	45 90 95	μs
Pulse Width Match between Circuits in the same package	t1 – t2	10,000	10	5.0 10 15	- - -	6.0 8.0 8.0	25 35 35	%
Reset Propagation Delay — Reset to Q or Q	t <sub>PLH</sub> , t <sub>PHL</sub>	15	5.0	5.0 10 15	- - -	325 90 60	600 225 170	ns
		1000	10	5.0 10 15	- - -	1000 300 250	- - -	ns
Retrigger Time	t <sub>rr</sub>	15	5.0	5.0 10 15	0 0 0	- - -	- - -	ns
		1000	10	5.0 10 15	0 0 0	- - -	- - -	ns
External Timing Resistance	R <sub>X</sub>	-	-	-	5.0	_	1000	kΩ
External Timing Capacitance	C <sub>X</sub>	-	_	-	No	Limits (Note	e 7)	μF


The formulas given are for the typical characteristics only at 25°C.
 Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 If C<sub>X</sub> > 15 μF, Use Discharge Protection Diode D<sub>X</sub>, per Figure 9.
 R<sub>X</sub>is in Ω, C<sub>X</sub> is in farads, V<sub>DD</sub> and V<sub>SS</sub> in volts, PW<sub>out</sub> in seconds.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14528BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14528BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14528BDR2G	SOIC-16	0500 / Tarra 9 David
NLV14528BDR2G*	(Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



A Q V<sub>OL</sub> V<sub>OL</sub>

RESET Q OPEN

**Figure 1. Output Source Current Test Circuit** 

Figure 2. Output Sink Current Test Circuit





Figure 3. Power Dissipation Test Circuit and Waveforms



### **INPUT CONNECTIONS**

Characteristics	Reset	Α	В
$t_{PLH},t_{PHL},t_{TLH},t_{THL},t_{W}$	$V_{DD}$	PG1	$V_{DD}$
$t_{PLH},t_{PHL},t_{TLH},t_{THL},t_{W}$	$V_{DD}$	$V_{SS}$	PG2
$t_{PLH(R)}, t_{PHL(R)}, t_{W}$	PG3	PG1	PG2

\*Includes capacitance of probes, wiring, and fixture parasitic.

NOTE: AC test waveforms for PG1, PG2, and PG3 on next page.




Figure 4. AC Test Circuit




Figure 5. AC Test Waveforms




Figure 6. Pulse Width versus C<sub>X</sub>

## **TYPICAL APPLICATIONS**




Figure 7. Retriggerable Monostables Circuitry




Figure 9. Use of a Diode to Limit Power Down Current Surge




Figure 8. Non-Retriggerable Monostables Circuitry





Figure 10. Connection of Unused Sections

## **PACKAGE DIMENSIONS**

PDIP-16 CASE 648-08 **ISSUE T** 



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: INCH.

  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.


  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

  5. ROUNDED CORNERS OPTIONAL.

INC	HES	MILLIN	IETERS	
MIN	MAX	MIN	MAX	
0.740	0.770	18.80	19.55	
0.250	0.270	6.35	6.85	
0.145	0.175	3.69	4.44	
0.015	0.021	0.39	0.53	
0.040	0.70	1.02	1.77	
0.100	BSC	2.54 BSC		
0.050	BSC	1.27 BSC		
0.008	0.015	0.21	0.38	
0.110	0.130	2.80	3.30	
0.295	0.305	7.50	7.74	
0°	10 °	0°	10 °	
0.020	0.040	0.51	1.01	
	MIN 0.740 0.250 0.145 0.015 0.040 0.050 0.008 0.110 0.295 0°	0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0 0 10 0	MIN         MAX         MIN           0.740         0.770         18.80           0.250         0.270         6.35           0.145         0.175         3.69           0.015         0.021         0.39           0.040         0.70         1.02           0.100 BSC         2.54           0.050 BSC         1.27           0.008         0.015         0.21           0.110         0.130         2.80           0.295         0.305         7.50           0         10°         0°	

#### PACKAGE DIMENSIONS

#### SOIC-16 CASE 751B-05 ISSUE K




#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	9.80	10.00	0.386	0.393	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	1.27 BSC 0.05		D BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0°	7°	0°	7°	
P	5.80	6.20	0.229	0.244	
R	0.25	0.50	0.010	0.019	

#### **SOLDERING FOOTPRINT**



ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and war registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implications to be below or other applications. surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax**: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative