Dual 4-Input Multiplexer with 3-State Outputs

The LSTTL/MSI SN74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{E}_0) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Schottky Process for High Speed
- Multifunction Capability
- Non-Inverting 3-State Outputs
- Input Clamp Diodes Limit High Speed Termination Effects

GUARANTEED OPERATING RANGES

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
T _A	Operating Ambient Temperature Range	0	25	70	°C
I _{OH}	Output Current - High			-2.6	mA
I _{OL}	Output Current – Low			24	mA



ON Semiconductor™

http://onsemi.com

LOW POWER SCHOTTKY



PLASTIC N SUFFIX CASE 648



SOIC D SUFFIX CASE 751B




SOEIAJ M SUFFIX CASE 966

ORDERING INFORMATION

Device	Package	Shipping
SN74LS253N	16 Pin DIP	2000 Units/Box
SN74LS253D	SOIC-16	38 Units/Rail
SN74LS253DR2	SOIC-16	2500/Tape & Reel
SN74LS253M	SOEIAJ-16	See Note 1
SN74LS253MEL	SOEIAJ-16	See Note 1


 For ordering information on the EIAJ version of the SOIC package, please contact your local ON Semiconductor representative.

CONNECTION DIAGRAM DIP (TOP VIEW)




		LOADING	(Note a)
PIN NAMES		HIGH	LOW
S ₀ , S ₁ Multiplexer A	Common Select Inputs	0.5 U.L.	0.25 U.L.
E _{0a}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
I _{0a} - I _{3a}	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z _a	Multiplexer Output	65 U.L.	15 U.L.
Multiplexer B			
Ē _{0b}	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
l _{0b} - l _{3b}	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Z_b	Multiplexer Output	65 U.L.	15 U.L.
NOTES:			~0)
	oad (U.L.) = 40 μA HIGH/1.6 mA LOW.		0.0
			Chi.
	0,	5	O
	.5	6 7	
	LOGIC SYMBOL), ///	
	C.V.O.	0	
		·O`	
	1 6 5 4 3 10 11 12 13	15	
	E _{0a} I _{0a} I _{1a} I _{2a} I _{3a} I _{0b} I _{1b} I _{2b} I _{3b}	E ₁	
14 —	$- S_0^{E_{0a} I_{0a} I_{1a} I_{2a} I_{3a} I_{0b} I_{1b} I_{2b} I_{3b}}$	-0b	
	A. Y. X.		
2 —	$- S_1 $		

NOTES:



LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{E}_{0a} , \overline{E}_{0b}) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= \overline{E}_{0a} \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 \cdot I_{2a} \cdot S_1 \cdot \overline{S}_0 + I_{3a} \cdot S_1 \cdot S_0) \\ Z_b &= \overline{E}_{0b} \cdot (I_{0b} \ \overline{S}_1 \ \overline{S}_0 + I_{1b} \cdot \overline{S}_1 \cdot S_0 \ I_{2b} \cdot S_1 \cdot \overline{S}_0 + I_{3b} \cdot S_1 \cdot S_0) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SEL INPL		95	DATA	INPUTS	3	OUTPUT ENABLE	OUTPUT
S ₀	S ₁	l _o	I ₁	l ₂	l ₃	E ₀	Z
Х	Х	Х	X	Х	Х	Н	(Z)
L	L	V	Χ	Χ	Χ	L	L
1	L	Н	X	X	Χ	L	Н
Н	L	Χ	L	X	Χ	L	L
H	L	Χ	Н	X	Χ	L	Н
L	Н	Х	X	L	Χ	L	L
L	Н	Х	Χ	Н	Χ	L	Н
Н	Н	Х	Χ	Χ	L	L	L
Н	Н	X	Χ	X	Н	L	Н

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs S₀ and S₁ are common to both sections.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V _{IH}	Input HIGH Voltage	2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
V _{IL}	Input LOW Voltage			0.8	٧	Guaranteed Input LOW Voltage for All Inputs	
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = – 18 mA	
V _{OH}	Output HIGH Voltage	2.4	3.1		V	V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table	
V	0.15.11.000.751555		0.25	0.4	V		V _{CC} = V _{CC} MIN,
V_{OL}	Output LOW Voltage		0.35	0.5	V	I _{OL} = 24 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
I _{OZH}	Output Off Current HIGH			20	μΑ	V _{CC} = MAX, V _{OUT} = 2.7 V	
I _{OZL}	Output Off Current LOW			-20	μΑ	V _{CC} = MAX, V _{OU}	T = 0.4 V
	L			20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V	
I _{IH}	Input HIGH Current			0.1	mA	V _{CC} = MAX, V _{IN} :	= 7.0 V
I _{IL}	Input LOW Current			-0.4	mA	V _{CC} = MAX, V _{IN} = 0.4 V	
I _{OS}	Short Circuit Current (Note 2)	-30		-130	mA	V _{CC} ≠ MAX	1
I	Dowar Supply Current			12	mA	V _{CC} = MAX, V _E = 0 V	
I _{CC}	Power Supply Current			14	mA	$V_{CC} = MAX, V_{E} =$	4.5 V


^{2.} Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V) See SN74LS251 for Waveforms

			Limits	5	19	716	
Symbol	Parameter	Min	Тур	Max	Unit	Test	Conditions
t _{PLH} t _{PHL}	Propagation Delay, Data to Output		17 13	25 20	ns	Figure 1	
t _{PLH} t _{PHL}	Propagation Delay, Select to Output	00	30 21	45 32	ns	Figure 1	C_L = 45 pF, R_L = 667 Ω
t _{PZH} t _{PZL}	Output Enable Time	1 PC	15 15	28 23	ns	Figures 4, 5	
t _{PHZ} t _{PLZ}	Output Disable Time		27 18	41 27	ns	Figures 3, 5	C_L = 5.0 pF, R_L = 667 Ω
PIERSEPRES							

PACKAGE DIMENSIONS

N SUFFIX PLASTIC PACKAGE CASE 648-08 ISSUE R



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
Ç	0.145	0.175	3.69	4.44	
Ď	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27	BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10°	0 °	10 °	
S	0.020	0.040	0.51	1.01	

PACKAGE DIMENSIONS

D SUFFIX PLASTIC SOIC PACKAGE

CASE 751B-05 **ISSUE J**



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- Y14.5M, 1982.

 CONTROLLING DIMENSION: MILLIMETER.

 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.


 DIMENSION D DOES NOT INCLUDE DAMBAR
- PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.


	MILLIN	IETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	9.80	10.00	0.386	0.393		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
J∢	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0 °	7°		
P	5.80	6.20	0.229	0.244		
Р	0.25	0.50	0.010	0.010		


PACKAGE DIMENSIONS

M SUFFIX

SOEIAJ PACKAGE CASE 966-01 **ISSUE O**









NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD 3. FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE
- TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
 THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH
 DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	-	2.05	-	0.081
Α1	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
E	5.10	5.45	0.201	0.215
e	1.27	BSC	0.050 BSC	
Η _E	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10°	0°	10 °
Q_1	0.70	0.90	0.028	0.035
Z	-	0.78		0.031

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) . Solitude services are inject to make triangles without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative