P3P18S19B

Notebook LCD Panel EMI Reduction IC

Product Description

The P3P18S19B is a Versatile Spread Spectrum Frequency Modulator designed specifically for input clock frequencies from 20 to 40 MHz. (Refer to "Input Frequency and Modulation Rate" Table). The P3P18S19B reduces electromagnetic interference (EMI) at the clock source, allowing system wide reduction of EMI of downstream clock and data dependent signals. The P3P18S19B allows significant system cost savings by reducing the number of circuit board layers, ferrite beads, shielding, and other passive components that are traditionally required to pass EMI regulations.

The P3P18S19B modulates the output of a single PLL in order to "spread" the bandwidth of a synthesized clock, and more importantly, decreases the peak amplitudes of its harmonics. This results in significantly lower system EMI compared to the typical narrow band signal produced by oscillators and most frequency generators. Lowering EMI by increasing a signal's bandwidth is called 'Spread Spectrum Clock Generation'.

The P3P18S19B uses the most efficient and optimized modulation profile approved by the FCC and is implemented in a proprietary all digital method.

Applications

The P3P18S19B is targeted towards EMI management for memory and LVDS interfaces in mobile graphic chipsets and high-speed digital applications such as PC peripheral devices, consumer electronics, and embedded controller systems.

Features

- FCC Approved Method of EMI Attenuation
- Provides up to 15 dB EMI Reduction
- Generates a Low EMI Spread Spectrum Clock and a Non-spread Reference Clock of the Input Frequency
- Optimized for Frequency Range from 20 to 40 MHz
- Internal Loop Filter Minimizes External Components and Board Space
- Low Inherent Cycle-to-Cycle Jitter
- Two Spread % Selections: -1.25% to -1.75%
- 3.3 V Operating Voltage
- CMOS Design
- Supports Notebook VGA and other LCD Timing Controller Applications
- Power Down Function for Mobile Application
- Available in 8-pin SOIC Package
- These Devices are Pb-Free and are RoHS Compliant





ON Semiconductor®

http://onsemi.com



PIN CONFIGURATION





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

Semiconductor Components Industries, LLC, 2014 July, 2014 – Rev. 0

Block Diagram




Table 1. PIN DESCRIPTION

Pin #	Pin Name	Туре	Description	
1	XIN / CLKIN	I	Crystal Connection or external frequency input. This pin has dual functions. It can be connected to either an external crystal or an external reference clock.	
2	VSS	Р	Ground Connection. Connect to system ground.	
3	SRS	I	Spread range select. Digital logic input used to select frequency deviation (Refer to Spread Deviation Selection Table). This pin has an internal pullup resistor.	
4	ModOUT	0	Spread spectrum clock output. (Refer to Input Frequency and Modulation Rate Table and Spread Deviation Selection Table)	
5	REF	0	Non-modulated Reference clock output of the input frequency.	
6	PD#	I	Power down control pin. Pull LOW to enable Power-Down mode. This pin has an internal pull-up resistor.	
7	VDD	Р	Power Supply for the entire chip.	
8	XOUT	0	Crystal Connection. Input connection for an external crystal. If using an external reference, this pin must be left unconnected.	

Table 2. INPUT FREQUENCY AND MODULATION RATE

Part Number	Input Frequency Range	Output Frequency Range	Modulation Rate
P3P18S19B	20 MHz to 40 MHz	20 MHz to 40 MHz	Input Frequency / 512

Table 3. SPREAD DEVIATION SELECTION

Part Number	SRS	Spread Deviation
P3P18S19B	0	-1.25% (DOWN)
	1	–1.75% (DOWN)

Table 4. ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Unit
VDD, V _{IN}	Voltage on any pin with respect to Ground	-0.5 to +4.6	V
T _{STG}	Storage temperature	-65 to +125	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
TJ	Junction Temperature	150	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 5. DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
V _{IL}	Input Low voltage	VSS - 0.3		0.8	V
V _{IH}	Input High voltage	2.0		VDD + 0.3	V
۱ _{IL}	Input Low current (inputs PD#, SRS)	-60.0		-20.0	μΑ
IIH	Input High current			1.0	μΑ
I _{XOL}	X _{OUT} Output low current @ 0.4 V, VDD = 3.3 V		3		mA
I _{XOH}	X _{OUT} Output high current @ 2.5 V, VDD = 3.3 V		3		mA
V _{OL}	Output Low voltage VDD = 3.3 V, I _{OL} = 20 mA			0.4	V
V _{OH}	Output High voltage VDD = 3.3 V, I _{OH} = 20 mA	2.5			V
I _{CC}	Dynamic supply current normal mode 3.3 V and 25 pF probe loading	7.1 f _{IN - min}		26.9 f _{IN - max}	mA
I _{DD}	Static supply current standby mode		4.5		mA
V _{DD}	Operating Voltage		3.3		V
t _{ON}	Power up time (first locked clock cycle after power up)		0.18		mS
Z _{OUT}	Clock Output impedance		50		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 6. AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
f _{IN}	N Input Frequency			40	MHz
fout	f _{OUT} Output Frequency			40	MHz
t _{LH} *	4* Output Rise time (Measured from 0.8 V to 2.0 V)		0.66		nS
t _{HL} *	* Output Fall time (Measured from 2.0 V to 0.8 V)		0.65		nS
t _{JC}	Jitter (Cycle-to-cycle)	-200		200	pS
t _D	t _D Output Duty cycle		50	55	%

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


* t_{LH} and t_{HL} are measured into a capacitive load of 15 pF

Table 7. ORDERING INFORMATION

Part Number	Marking	Package Type	Temperature	
P3P18S19BF-08SR	ABS	8 pin SOIC, TAPE & REEL, Pb Free	0°C to +70°C	

NOTE: A "microdot" placed at the end of last row of marking or just below the last row toward the center of package indicates Pb-free

PACKAGE DIMENSIONS




NOTES:


- DIMENSIONING AND TOLERANCING PER ASME 1.
- V14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL 2 З.
- BE 0.10mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- CONDITION. DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25mm PER SIDE. DIMENSIONS D AND E ADE DETERMINED AT 4. SIDE. DIMENSIONS D AND E ARE DETERMINED AT
- DATUM F. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM F. 5.
- A1 DATUM F.
 A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
 TAB CONTOUR MAY VARY MINIMALLY TO INCLUDE
- TOOLING FEATURES.

	MILLIMETERS			
DIM	MIN	MAX		
Α	1.35	1.75		
A1		0.10		
b	0.31	0.51		
b1	0.28	0.48		
c	0.17	0.25		
c1	0.17	0.23		
D	4.90 BSC			
Е	6.00) BSC		
E1	3.90	BSC		
е	1.27	7 BSC		
F	1.55	2.39		
G	1.55	2.39		
h	0.25	0.50		
L	0.40 1.27			
L2	0.25 BSC			

BOTTOM VIEW

RECOMMENDED SOLDERING FOOTPRINT*





P3P18S19B

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product as here is and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specification by customer's technical experts. SCILLC does not convey any license under its patent rights or other. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expense, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death mas occided with such unintended or unauthorized use, even if such claim of personal injury or death may occur. Should Buyer purchase or use SCILLC products harmless, admages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death may occur. Should Buyer purchase

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative