Quad Analog Switch/ Quad Multiplexer

The MC14016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC14016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV/}\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz typical}$
- Pin-for-Pin Replacements for CD4016B, CD4066B (Note improved transfer characteristic design causes more parasitic coupling capacitance than CD4016)
- For Lower R_{ON}, Use The HC4016 High-Speed CMOS Device or The MC14066B
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.

MAXIMUM RATINGS (Voltages Referenced to VSS) (Note 2.)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
Isw	Switch Through Current	±25	mA
PD	Power Dissipation, per Package (Note 3.)	500	mW
TA	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \mbox{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD). Unused outputs must be left open.



ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




PDIP-14 P SUFFIX CASE 646






SOIC-14 D SUFFIX CASE 751A





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location


WL, L = Wafer Lot YY, Y = Year WW, W = Work Week

ORDERING INFORMATION


Device	Package	Shipping			
MC14016BCP	PDIP-14	2000/Box			
MC14016BD	SOIC-14	55/Rail			
MC14016BDR2	SOIC-14	2500/Tape & Reel			
MC14016BF	SOEIAJ-14	See Note 1.			
MC14016BFEL	SOEIAJ-14	See Note 1.			

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

PIN ASSIGNMENT




BLOCK DIAGRAM



Control	Switch
0 = V _{SS}	Off
1 = V _{DD}	On

LOGIC DIAGRAM

(1/4 OF DEVICE SHOWN)



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD} − 55°C		5°C	25°C			125°C		
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
Input Voltage Control Input	1	VIL	5.0 10 15	_ _ _	_ _ _	_ _ _	1.5 1.5 1.5	0.9 0.9 0.9	_ _ _	_ _ _	Vdc
		VIH	5.0 10 15		_ _ _	3.0 8.0 13	2.0 6.0 11	_ _ _	_ _ _	_ _ _	Vdc
Input Current Control	_	l _{in}	15	_	±0.1	_	±0.00001	±0.1	_	± 1.0	μAdc
Input Capacitance Control Switch Input Switch Output Feed Through	_	C _{in}	_ _ _ _	_ _ _ _	_ _ _ _	_ _ _	5.0 5.0 5.0 0.2	_ _ _ _	_ _ _	_ _ _ _	pF
Quiescent Current (Per Package) (5.)	2,3	I _{DD}	5.0 10 15	_ 	0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
"ON" Resistance $ (V_C = V_{DD}, R_L = 10 \text{ k}\Omega) $ $ (V_{in} = +5.0 \text{ Vdc}) $ $ (V_{in} = +5.0 \text{ Vdc}) $ $ (V_{in} = -5.0 \text{ Vdc}) $ $ (V_{in} = \pm 0.25 \text{ Vdc}) $ $ (V_{in} = \pm 7.5 \text{ Vdc}) $ $ (V_{in} = +7.5 \text{ Vdc}) $ $ (V_{in} = -7.5 \text{ Vdc}) $ $ (V_{in} = \pm 0.25 \text{ Vdc}) $ $ (V_{in} = \pm 10 \text{ Vdc}) $	4,5,6	RON	5.0 7.5	_ _ _ _ _	600 600 600 360 360 360		300 300 280 240 240 180 260	660 660 660 400 400 400		840 840 840 520 520 520 840	Ohms
$(V_{in} = + 0.25 \text{ Vdc}) V_{SS} = 0 \text{ Vdc}$ $(V_{in} = + 5.6 \text{ Vdc})$ $(V_{in} = + 15 \text{ Vdc})$ $(V_{in} = + 0.25 \text{ Vdc}) V_{SS} = 0 \text{ Vdc}$ $(V_{in} = + 9.3 \text{ Vdc})$			10 15	_ _ _ _	600 600 360 360 360	_ _ _ _	310 310 260 260 300	660 660 400 400 400	_ _ _ _	840 840 520 520 520	
Δ "ON" Resistance Between any 2 circuits in a common package $(V_{C} = V_{DD}) \\ (V_{in} = \pm 5.0 \text{ Vdc}, V_{SS} = -5.0 \text{ Vdc}) \\ (V_{in} = \pm 7.5 \text{ Vdc}, V_{SS} = -7.5 \text{ Vdc})$	_	ΔR _{ON}	5.0 7.5				15 10			_ 	Ohms
Input/Output Leakage Current ($V_C = V_SS$) ($V_{in} = +7.5$, $V_{out} = -7.5$ Vdc) ($V_{in} = -7.5$, $V_{out} = +7.5$ Vdc)	_	_	7.5 7.5		±0.1 ±0.1	_	±0.0015 ±0.0015	±0.1 ±0.1	_	± 1.0 ± 1.0	μAdc


NOTE: All unused inputs must be returned to V_{DD} or V_{SS} as appropriate for the circuit application.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e., the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.) Reference Figure 14.

ELECTRICAL CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Typ (7.)	Max	Unit
Propagation Delay Time (V _{SS} = 0 Vdc) V _{in} to V _{out} (V _C = V _{DD} , R _L = 10 kΩ)	7	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	15 7.0 6.0	45 15 12	ns
Control to Output $(V_{in} \le 10 \text{ Vdc}, R_L = 10 \text{ k}\Omega)$	8	[†] PHZ [,] †PLZ [,] †PZH [,] [†] PZL	5.0 10 15	_ _ _	34 20 15	90 45 35	ns
Crosstalk, Control to Output (V_{SS} = 0 Vdc) (V_{C} = V_{DD} , R_{in} = 10 k Ω , R_{out} = 10 k Ω , f = 1.0 kHz)	9	_	5.0 10 15	_ _ _	30 50 100		mV
Crosstalk between any two switches (V _{SS} = 0 Vdc) (R _L = 1.0 k Ω , f = 1.0 MHz, crosstalk = $20 \log_{10} \frac{V_{out1}}{V_{out2}}$)	_	_	5.0	_	- 80	_	dB
Noise Voltage ($V_{SS} = 0 \text{ Vdc}$) ($V_C = V_{DD}$, $f = 100 \text{ Hz}$) ($V_C = V_{DD}$, $f = 100 \text{ kHz}$)	10,11	_	5.0 10 15 5.0	 - - -	24 25 30 12 12	_ _ _ _	nV/√Cycle
Second Harmonic Distortion (VSS = -5.0 Vdc) (Vin = 1.77 Vdc, RMS Centered @ 0.0 Vdc, RL = $10 \text{ k}\Omega$, f = 1.0 kHz)	_	_	15 5.0	_	0.16	_	%
$\begin{split} &\text{Insertion Loss (V_C = V_{DD}, V_{in} = 1.77 \ Vdc,} \\ &\text{V}_{SS} = -5.0 \ Vdc, \ \text{RMS centered} = 0.0 \ Vdc, \ f = 1.0 \ \text{MHz)} \\ &\text{I}_{IOSS} = 20 \log_{10} \frac{V_{out}}{V_{in}}) \\ &(R_L = 1.0 \ k\Omega) \\ &(R_L = 10 \ k\Omega) \\ &(R_L = 100 \ k\Omega) \\ &(R_L = 1.0 \ M\Omega) \end{split}$	12	_	5.0		2.3 0.2 0.1 0.05	_ _ _ _	dB
$\label{eq:bandwidth} \begin{array}{l} \text{Bandwidth } (-3.0 \text{ dB}) \\ \text{($^{\prime}$C} = \text{V}_{DD}, \text{V}_{in} = 1.77 \text{ Vdc}, \text{V}_{SS} = -5.0 \text{ Vdc}, \\ \text{RMS centered @ 0.0 Vdc}) \\ \text{($R_{L} = 1.0 k\Omega)} \\ \text{($R_{L} = 10 k\Omega)} \\ \text{($R_{L} = 100 k\Omega)} \\ \text{($R_{L} = 1.0 M\Omega)} \end{array}$	12,13	BW	5.0	 - -	54 40 38 37	_ _ _ _	MHz
OFF Channel Feedthrough Attenuation $ \begin{array}{l} (V_{SS} = -5.0 \text{ Vdc}) \\ (V_{C} = V_{SS}, 20 \log_{10} \frac{V_{out}}{V_{in}} = -50 \text{dB}) \\ (R_{L} = 1.0 \text{k}\Omega) \\ (R_{L} = 10 \text{k}\Omega) \\ (R_{L} = 100 \text{k}\Omega) \\ (R_{L} = 1.0 \text{M}\Omega) \end{array} $	_	_	5.0	 - -	1250 140 18 2.0	_ _ _ _	kHz

^{6.} The formulas given are for typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



 $\begin{array}{l} V_{IL} \colon V_{C} \text{ is raised from V}_{SS} \text{ until } V_{C} = V_{IL}. \\ \text{at } V_{C} = V_{IL} \colon I_{S} = \pm 10 \ \mu\text{A} \text{ with } V_{in} = V_{SS}, V_{out} = V_{DD} \text{ or } V_{in} = V_{DD}, V_{out} = V_{SS}. \\ \end{array}$

 V_{IH} : When $V_C = V_{IH}$ to V_{DD} , the switch is ON and the R_{ON} specifications are met.

Figure 1. Input Voltage Test Circuit




Figure 2. Quiescent Power Dissipation
Test Circuit




Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)

TYPICAL RON versus INPUT VOLTAGE




Figure 4. $V_{SS} = -5.0 \text{ V}$ and -7.5 V




Figure 5. Vss = 0 V




Figure 6. R_{ON} Characteristics Test Circuit




Figure 8. Turn-On Delay Time Test Circuit and Waveforms




Figure 10. Noise Voltage Test Circuit




Figure 7. Propagation Delay Test Circuit and Waveforms




Figure 9. Crosstalk Test Circuit




Figure 11. Typical Noise Characteristics




Figure 12. Typical Insertion Loss/Bandwidth Characteristics




Figure 13. Frequency Response Test Circuit




Figure 14. ΔV Across Switch

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 V Digital Control signal is used to directly control a 5 $\rm V_{p-p}$ analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, V_{DD} =+5 V logic high at the control inputs; V_{SS} = GND = 0 V logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 V_{p-p} signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes