

# MC14557B

## 1-to-64 Bit Variable Length Shift Register

The MC14557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled Length Control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the A or B data inputs with the A/B select input. This feature is useful for recirculation purposes. A Clock Enable (CE) input is provided to allow gating of the clock or negative edge clocking capability.

The device can be effectively used for variable digital delay lines or simply to implement odd length shift registers.

- 1–64 Bit Programmable Length
- Q and  $\bar{Q}$  Serial Buffered Outputs
- Asynchronous Master Reset
- All Inputs Buffered
- No Limit On Clock Rise and Fall Times
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or one Low–power Schottky TTL Load Over the Rated Temperature Range
- Pb–Free Packages are Available

### MAXIMUM RATINGS (Voltages Referenced to $V_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage Range	–0.5 to +18.0	V
$V_{in}, V_{out}$	Input or Output Voltage Range (DC or Transient)	–0.5 to $V_{DD} + 0.5$	V
$I_{in}, I_{out}$	Input or Output Current (DC or Transient) per Pin	$\pm 10$	mA
$P_D$	Power Dissipation, per Package (Note 2)	500	mW
$T_A$	Ambient Temperature Range	–55 to +125	°C
$T_{stg}$	Storage Temperature Range	–65 to +150	°C
$T_L$	Lead Temperature (8–Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1.  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.
2. Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/°C From 65°C To 125°C


\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





ON Semiconductor®

<http://onsemi.com>



### MARKING DIAGRAMS




PDIP–16  
P SUFFIX  
CASE 648



SO–16 WB  
DW SUFFIX  
CASE 751G



SOEIAJ–16  
F SUFFIX  
CASE 966



A = Assembly Location  
WL, L = Wafer Lot  
YY, Y = Year  
WW, W = Work Week

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 391 of this data sheet.




Figure 1. Logic Diagram

# MC14557B




Figure 2. Pin Assignment




Figure 3. Block Diagram

## TRUTH TABLE

Inputs				Output
Rst	A/B	Clock	CE	Q
0	0	$\int$	0	B
0	1	$\int$	0	A
0	0	1	$\sim$	B
0	1	1	$\sim$	A
1	X	X	X	0

Q is the output of the first selected shift register stage.  
X = Don't Care

## LENGTH SELECT TRUTH TABLE

L32	L16	L8	L4	L2	L1	Register Length
0	0	0	0	0	0	1 Bit
0	0	0	0	0	1	2 Bits
0	0	0	0	1	0	3 Bits
0	0	0	0	1	1	4 Bits
0	0	0	1	0	0	5 Bits
0	0	0	1	0	1	6 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	0	0	0	0	0	33 Bits
1	0	0	0	0	1	34 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	1	1	0	0	61 Bits
1	1	1	1	0	1	62 Bits
1	1	1	1	1	0	63 Bits
1	1	1	1	1	1	64 Bits

NOTE: Length equals the sum of the binary length control subscripts plus one.

# MC14557B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Characteristic	V <sub>DD</sub> Vdc	- 55°C		25°C			125°C		Unit	
			Min	Max	Min	Typ (Note 3)	Max	Min	Max		
V <sub>OL</sub>	Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level 5.0 10 15	-	0.05	-	0	0.05	-	0.05	Vdc	
			-	0.05	-	0	0.05	-	0.05		
			-	0.05	-	0	0.05	-	0.05		
V <sub>OH</sub>	V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level 5.0 10 15	4.95	-	4.95	5.0	-	4.95	-	Vdc	
			9.95	-	9.95	10	-	9.95	-		
			14.95	-	14.95	15	-	14.95	-		
V <sub>IL</sub>	Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level 5.0 10 15	-	1.5	-	2.25	1.5	-	1.5	Vdc	
			-	3.0	-	4.50	3.0	-	3.0		
			-	4.0	-	6.75	4.0	-	4.0		
V <sub>IH</sub>	(V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	"1" Level 5.0 10 15	3.5	-	3.5	2.75	-	3.5	-	Vdc	
			7.0	-	7.0	5.50	-	7.0	-		
			11	-	11	8.25	-	11	-		
I <sub>OH</sub>	Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	Source	5.0	-3.0	-	-2.4	-4.2	-	-1.7	-	mAdc
			5.0	-0.64	-	-0.51	-0.88	-	-0.36	-	
			10	-1.6	-	-1.3	-2.25	-	-0.9	-	
			15	-4.2	-	-3.4	-8.8	-	-2.4	-	
I <sub>OL</sub>	(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
			10	1.6	-	1.3	2.25	-	0.9	-	
			15	4.2	-	3.4	8.8	-	2.4	-	
I <sub>in</sub>	Input Current	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc	
C <sub>in</sub>	Input Capacitance (V <sub>in</sub> = 0)	-	-	-	-	5.0	7.5	-	-	pF	
I <sub>DD</sub>	Quiescent Current (Per Package)	5.0	-	5.0	-	0.010	5.0	-	150	μAdc	
		10	-	10	-	0.020	10	-	300		
		15	-	20	-	0.030	20	-	600		
I <sub>T</sub>	Total Supply Current (Notes 4, 5) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	5.0 10 15	I <sub>T</sub> = (1.75 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (3.50 μA/kHz) f + I <sub>DD</sub> I <sub>T</sub> = (5.25 μA/kHz) f + I <sub>DD</sub>							μAdc	

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

4. The formulas given are for the typical characteristics only at 25°C.

5. To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

# MC14557B

## SWITCHING CHARACTERISTICS (Note 6) ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Symbol	Characteristic	V <sub>DD</sub>	Min	Typ (Note 7)	Max	Unit
t <sub>TLH</sub> , t <sub>THL</sub>	Rise and Fall Time, Q or $\bar{Q}$ Output t <sub>TLH</sub> , t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns t <sub>TLH</sub> , t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns t <sub>TLH</sub> , t <sub>THL</sub> = (0.55 ns/pF) C <sub>L</sub> + 9.5 ns	5 10 15	– – –	100 50 40	200 100 80	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, Clock or $\bar{CE}$ to Q or $\bar{Q}$ t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 215 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 97 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 65 ns	5 10 15	– – –	300 130 90	600 260 180	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, Reset to Q or $\bar{Q}$ t <sub>PLH</sub> , t <sub>PHL</sub> = (1.7 ns/pF) C <sub>L</sub> + 215 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 97 ns t <sub>PLH</sub> , t <sub>PHL</sub> = (0.5 ns/pF) C <sub>L</sub> + 70 ns	5 10 15	– – –	300 130 95	600 260 190	ns
t <sub>WH(c)</sub>	Pulse Width, Clock	5 10 15	200 100 75	95 45 35	– – –	ns
t <sub>WH(rst)</sub>	Pulse Width, Reset	5 10 15	300 140 100	150 70 50	– – –	ns
f <sub>cl</sub>	Clock Frequency (50% Duty Cycle)	5 10 15	– – –	3.0 7.5 13.0	1.7 5.0 6.7	MHz
t <sub>su</sub>	Setup Time, A or B to Clock or $\bar{CE}$ Worst case condition: L1 = L2 = L4 = L8 = L16 = L32 = V <sub>SS</sub> (Register Length = 1)  Best case condition: L32 = V <sub>DD</sub> , L1 through L16 = Don't Care (Any register length from 33 to 64)	5 10 15  5 10 15	700 290 145  400 165 60	350 130 85  45 5 0	– – –  – – –	ns
t <sub>h</sub>	Hold Time, Clock or $\bar{CE}$ to A or B Best case condition: L1 = L2 = L4 = L8 = L16 = L32 = V <sub>SS</sub> (Register Length = 1)  Worst case condition: L32 = V <sub>DD</sub> , L1 through L16 = Don't Care (Any register length from 33 to 64)	5 10 15  5 10 15	200 100 10  400 185 85	–150 –60 –50  50 25 22	– – –  – – –	ns
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time, Clock	5 10 15	No Limit			–
t <sub>r</sub> , t <sub>f</sub>	Rise and Fall Time, Reset or $\bar{CE}$	5 10 15	– – –	– – –	15 5 4	μs
t <sub>rem</sub>	Removal Time, Reset to Clock or $\bar{CE}$	5 10 15	160 80 70	80 40 35	– – –	ns

6. The formulas given are for the typical characteristics only at 25°C.

7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

