

1-to-64 Bit Variable Length Shift Register

MC14557B

The MC14557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled Length Control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the A or B data inputs with the A/B select input. This feature is useful for recirculation purposes. A Clock Enable (CE) input is provided to allow gating of the clock or negative edge clocking capability.

The device can be effectively used for variable digital delay lines or simply to implement odd length shift registers.

Features


- 1–64 Bit Programmable Length
- Q and $\bar{Q}$ Serial Buffered Outputs
- Asynchronous Master Reset
- All Inputs Buffered
- No Limit On Clock Rise and Fall Times
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or one Low-power Schottky TTL Load Over the Rated Temperature Range
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	–0.5 to +18.0	V
V_{in}, V_{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to $V_{DD} + 0.5$	V
I_{in}, I_{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P_D	Power Dissipation, per Package (Note 2)	500	mW
T_A	Ambient Temperature Range	–55 to +125	°C
T_{stg}	Storage Temperature Range	–65 to +150	°C
T_L	Lead Temperature (8-Second Soldering)	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.
2. Temperature Derating: "D/DW" Package: –7.0 mW/°C From 65 °C To 125 °C




1
SOIC-16 WB
DW SUFFIX
CASE 751G

PIN ASSIGNMENT



MARKING DIAGRAM



A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

MC14557B




Figure 1. Logic Diagram

MC14557B




Figure 2. Block Diagram

TRUTH TABLE

Inputs				Output
Rst	A/B	Clock	$\overline{CE}$	Q
0	0	$\nearrow$	0	B
0	1	$\nearrow$	0	A
0	0	1	$\downarrow$	B
0	1	1	$\downarrow$	A
1	X	X	X	0

Q is the output of the first selected shift register stage.
X = Don't Care

LENGTH SELECT TRUTH TABLE

L32	L16	L8	L4	L2	L1	Register Length
0	0	0	0	0	0	1 Bit
0	0	0	0	0	1	2 Bits
0	0	0	0	1	0	3 Bits
0	0	0	0	1	1	4 Bits
0	0	0	1	0	0	5 Bits
0	0	0	1	0	1	6 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	0	0	0	0	0	33 Bits
1	0	0	0	0	1	34 Bits
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
1	1	1	1	0	0	61 Bits
1	1	1	1	0	1	62 Bits
1	1	1	1	1	0	63 Bits
1	1	1	1	1	1	64 Bits

NOTE: Length equals the sum of the binary length control subscripts plus one.

MC14557B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Symbol	Characteristic	V _{DD} Vdc	-55 °C		25 °C			125 °C		Unit
			Min	Max	Min	Typ (Note 3)	Max	Min	Max	
V _{OL}	Output Voltage V _{in} = V _{DD} or 0	5.0 10 15	–	0.05 0.05 0.05	–	0 0 0	0.05 0.05 0.05	–	0.05 0.05 0.05	Vdc
V _{OH}	V _{in} = 0 or V _{DD}	5.0 10 15	4.95 9.95 14.95	–	4.95 9.95 14.95	5.0 10 15	–	4.95 9.95 14.95	–	Vdc
V _{IL}	Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	5.0 10 15	–	1.5 3.0 4.0	–	2.25 4.50 6.75	1.5 3.0 4.0	–	1.5 3.0 4.0	Vdc
V _{IH}	(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc)	5.0 10 15	3.5 7.0 11	–	3.5 7.0 11	2.75 5.50 8.25	–	3.5 7.0 11	–	Vdc
I _{OH}	Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Source 5.0 5.0 10 15	–3.0 –0.64 –1.6 –4.2	–	–2.4 –0.51 –1.3 –3.4	–4.2 –0.88 –2.25 –8.8	–	–1.7 –0.36 –0.9 –2.4	–	mAdc
I _{OL}	(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink 5.0 10 15	0.64 1.6 4.2	–	0.51 1.3 3.4	0.88 2.25 8.8	–	0.36 0.9 2.4	–	mAdc
I _{in}	Input Current	15	–	±0.1	–	±0.00001	±0.1	–	±1.0	μAdc
C _{in}	Input Capacitance (V _{in} = 0)	–	–	–	–	5.0	7.5	–	–	pF
I _{DD}	Quiescent Current (Per Package)	5.0 10 15	– – –	5.0 10 20	– – –	0.010 0.020 0.030	5.0 10 20	– – –	150 300 600	μAdc
I _T	Total Supply Current (Notes 4, 5) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	5.0 10 15	I _T = (1.75 μA/kHz) f + I _{DD} I _T = (3.50 μA/kHz) f + I _{DD} I _T = (5.25 μA/kHz) f + I _{DD}							μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

4. The formulas given are for the typical characteristics only at 25 °C.

5. To calculate total supply current at loads other than 50 pF: I_T(C_L) = I_T(50 pF) + (C_L – 50) Vfk where: I_T is in μA (per package), C_L in pF, V = (V_{DD} – V_{SS}) in volts, f in kHz is input frequency, and k = 0.001.



MC14557B

SWITCHING CHARACTERISTICS (Note 6) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Symbol	Characteristic	V_{DD}	Min	Typ (Note 7)	Max	Unit
t_{TLH} , t_{THL}	Rise and Fall Time, Q or $\bar{Q}$ Output $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	5 10 15	– – –	100 50 40	200 100 80	ns
t_{PLH} , t_{PHL}	Propagation Delay, Clock or $\bar{CE}$ to Q or $\bar{Q}$ $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 65 \text{ ns}$	5 10 15	– – –	300 130 90	600 260 180	ns
t_{PLH} , t_{PHL}	Propagation Delay, Reset to Q or $\bar{Q}$ $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 215 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 97 \text{ ns}$ $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 70 \text{ ns}$	5 10 15	– – –	300 130 95	600 260 190	ns
$t_{WH(cl)}$	Pulse Width, Clock	5 10 15	200 100 75	95 45 35	– – –	ns
$t_{WH(rst)}$	Pulse Width, Reset	5 10 15	300 140 100	150 70 50	– – –	ns
f_{cl}	Clock Frequency (50% Duty Cycle)	5 10 15	– – –	3.0 7.5 13.0	1.7 5.0 6.7	MHz
t_{su}	Setup Time, A or B to Clock or $\bar{CE}$ Worst case condition: $L1 = L2 = L4 = L8 = L16 = L32 = V_{SS}$ (Register Length = 1) Best case condition: $L32 = V_{DD}$, L1 through L16 = Don't Care (Any register length from 33 to 64)	5 10 15 5 10 15	700 290 145 400 165 60	350 130 85 45 5 0	– – – – – –	ns
t_h	Hold Time, Clock or $\bar{CE}$ to A or B Best case condition: $L1 = L2 = L4 = L8 = L16 = L32 = V_{SS}$ (Register Length = 1) Worst case condition: $L32 = V_{DD}$, L1 through L16 = Don't Care (Any register length from 33 to 64)	5 10 15 5 10 15	200 100 10 400 185 85	–150 –60 –50 50 25 22	– – – – – –	ns
t_r , t_f	Rise and Fall Time, Clock	5 10 15	No Limit			–
t_r , t_f	Rise and Fall Time, Reset or $\bar{CE}$	5 10 15	– – –	– – –	15 5 4	μs
t_{rem}	Removal Time, Reset to Clock or $\bar{CE}$	5 10 15	160 80 70	80 40 35	– – –	ns

6. The formulas given are for the typical characteristics only at 25°C .

7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

MC14557B




Figure 3. Timing Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14557BDWR2G	SOIC-16 WB (Pb-Free)	1000 / Tape & Reel
MC14557BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).


MC14557B

REVISION HISTORY

Revision	Description of Changes	Date
9	Rebranded the Data Sheet to onsemi format.	10/8/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.









1
SCALE 1:1

SOIC-16 WB
CASE 751G
ISSUE E

DATE 08 OCT 2021




DETAIL A
2X SCALE

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE.


DIM	MILLIMETERS	
	MIN.	MAX.
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	10.15	10.45
E	7.40	7.60
e	1.27	BSC
H	10.05	10.55
h	0.53	REF
L	0.50	0.90
M	0°	7°

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DOCUMENT NUMBER:	98ASB42567B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-16 WB	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales