

# Low-Voltage Octal Buffer/Line Driver with 5 V Tolerant Inputs and Outputs

## 74LCX541

The LCX541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. The LCX541 is a non-inverting option of the LCX540.

This device is similar in function to the LCX244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

The LCX541 is designed for low voltage applications with capability of interfacing to a 5 V signal environment. The LCX541 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

#### **Features**

- 5 V Tolerant Input and Outputs
- 1.65 V-5.5 V V<sub>CC</sub> Specifications Provided
- 6.5 ns  $t_{PD}$  Max. ( $V_{CC} = 3.3 \text{ V}$ ), 10  $\mu$ A ICC Max.
- Power-down High Impedance Inputs and Outputs
- Supports Live Insertion/Withdrawal
- $\pm 24$  mA Output Drive ( $V_{CC} = 3.0 \text{ V}$ )
- Implements Proprietary Noise/ EMI Reduction Circuitry
- Latch-up Performance Exceeds JEDEC 78 Conditions
- ESD Performance
  - ♦ Human Body Model > 2000 V
- Pb-Free DQFN Package
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

1





SOIC-20 WB DW SUFFIX CASE 751D



TSSOP-20 DT SUFFIX CASE 948E

### **MARKING DIAGRAM**





### TSSOP-20

A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 7 of this data sheet.

## **Connection Diagrams**

## Pin Assignments for SOIC, SOP, SSOP, TSSOP




Figure 1.




Figure 3.

## **PIN DESCRIPTION**

Pin	Description	
$\overline{OE}_1$ , $\overline{OE}_2$	3-STATE Output Enable Inputs	
I <sub>0</sub> –I <sub>7</sub>	Inputs	
O <sub>0</sub> -O <sub>7</sub>	Outputs	
DAP	No Connect	

## **Logic Symbol**




Figure 2.

## **TRUTH TABLE**

	Inputs	Outputs	
OE <sub>1</sub>	OE <sub>2</sub>	In	O <sub>n</sub>
L	L	Н	Н
L	Х	Х	Z
Х	Н	Х	Z
L	L	L	L

H = High Voltage Level L = Low Voltage Level

X = Immaterial
Z = High Impedance State

## 74LCX541

### **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +6.5	V
VI	DC Input Voltage (Note 1)		-0.5 to +6.5	V
Vo		tive-Mode (High or Low State) Tri-State Mode ower-Down Mode (V <sub>CC</sub> = 0 V)	-0.5 to V <sub>CC</sub> +0.5 -0.5 to +6.5 -0.5 to +6.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < GND	-50	mA
Io	DC Output Source/Sink Current		±50	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC Supply Current per Supply Pin or Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
θJA	Thermal Resistance (Note 2)	SOIC-20W WQFN20 TSSOP-20	96 99 150	°C/W
P <sub>D</sub>	Power Dissipation in Still Air	SOIC-20W WQFN20 TSSOP-20	1302 1256 833	mW
MSL	Moisture Sensitivity	SOIC-20W All Other Packages	Level 3 Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
   HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A.

## **RECOMMENDED OPERATING CONDITIONS** (Note 4)

Symbol	Pai	rameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating Data Retention Only	1.65 1.5	5.5 5.5	V
VI	Digital Input Voltage		0	5.5	V
Vo	Output Voltage	Active Mode (High or Low State) Tri-State Mode Power Down Mode ( $V_{CC} = 0 \text{ V}$ )	0 0 0	V <sub>CC</sub> 5.5 5.5	V
T <sub>A</sub>	Operating Free-Air Temperature		-40	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Rate	$\begin{array}{c} V_{CC} = 1.65 \text{ V to } 1.95 \text{ V} \\ V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ V_{IN} \text{ from } 0.8 \text{ V to } 2.0 \text{ V, } V_{CC} = 3.0 \text{ V} \\ V_{CC} = 4.5 \text{ V to } 5.5 \text{ V} \end{array}$	0 0 0	20 20 10 5	nS/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

## 74LCX541

## DC ELECTRICAL CHARACTERISTICS

				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		$T_A = -40^{\circ}C$	to +125°C	
Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
V <sub>IH</sub>	High-Level Input		1.65 to 1.95	0.65 x V <sub>CC</sub>		0.65 x V <sub>CC</sub>		V
	Voltage		2.3 to 2.7	1.7		1.7		
			2.7 to 3.6	2.0		2.0		
			4.5 to 5.5	0.7 x V <sub>CC</sub>		0.7 x V <sub>CC</sub>		
V <sub>IL</sub>	Low-Level Input		1.65 to 1.95		0.35 x V <sub>CC</sub>		0.35 x V <sub>CC</sub>	V
	Voltage		2.3 to 2.7		0.7		0.7	1
			2.7 to 3.6		0.8		0.8	1
			4.5 to 5.5		0.3 x V <sub>CC</sub>		0.3 x V <sub>CC</sub>	1
V <sub>OH</sub>	High-Level	$V_I = V_{IH}$ or $V_{IL}$	•		•	•		V
	Output Voltage	I <sub>OH</sub> = -100 μA	1.65 to 5.5	V <sub>CC</sub> - 0.1	-	V <sub>CC</sub> - 0.1	-	1
		I <sub>OH</sub> = -4 mA	1.65	1.2	-	1.2	-	1
		I <sub>OH</sub> = -8 mA	2.3	1.8	-	1.8	-	1
		I <sub>OH</sub> = -12 mA	2.7	2.2	-	2.2	-	
		I <sub>OH</sub> = -16 mA	3.0	2.4	-	2.4	-	
		I <sub>OH</sub> = -24 mA	3.0	2.2	-	2.2	-	
		I <sub>OH</sub> = -32 mA	4.5	3.8		3.8		
V <sub>OL</sub>	Low-Level Output	$V_I = V_{IH}$ or $V_{IL}$			•		•	V
	Voltage	I <sub>OL</sub> = 100 μA	1.65 to 5.5	_	0.1	_	0.1	1
		I <sub>OL</sub> = 4 mA	1.65	-	0.45	-	0.45	1
		I <sub>OL</sub> = 8 mA	2.3	-	0.6	-	0.6	1
		I <sub>OL</sub> = 12 mA	2.7	-	0.4	-	0.4	1
		I <sub>OL</sub> = 16 mA	3.0	=	0.4	=	0.4	1
		I <sub>OL</sub> = 24 mA	3.0	=	0.55	=	0.55	1
		I <sub>OL</sub> = 32 mA	4.5		0.6		0.6	
I <sub>I</sub>	Input Leakage Current	V <sub>I</sub> = 0 to 5.5 V	3.6	-	±5.0	-	±5.0	μΑ
I <sub>OZ</sub>	3-State Output Leakage Current	$V_I = V_{IH} \text{ or } V_{IL},$ $V_O = 0 \text{ V to } 5.5 \text{ V}$	3.6	-	±5.0	-	±5.0	μА
l <sub>OFF</sub>	Power Off Leakage Current	V <sub>I</sub> = 5.5 V or V <sub>O</sub> = 5.5 V	0	_	10	-	10	μΑ
Icc	Quiescent Supply	V <sub>I</sub> = 5.5 V or GND	2.3 to 3.6	-	10	-	10	μА
	Current	3.6 V ≤ V <sub>I</sub> , V <sub>O</sub> ≤ 5.5 V (Note 5)			±10.0		±10.0	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6 V$	2.3 to 3.6	-	500	-	500	μА

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Outputs disabled or 3-STATE only.

## 74LCX541

## **AC ELECTRICAL CHARACTERISTICS**

				T <sub>A</sub> = -40°	C to +85°C	T <sub>A</sub> = -40°C	C to +125°C	
Symbol	Parameter	Test Condition	V <sub>CC</sub> (V)	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation	See Figures	1.65 to 1.95	-	10.3	-	10.3	ns
	Delay, D to O	4 and 5	2.3 to 2.7	-	7.8	-	7.8	
			2.7	-	7.5	-	7.5	
			3.0 to 3.6	-	6.5	-	6.5	
			4.5 to 5.5	-	5.9	-	5.9	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable	See Figures	1.65 to 1.95	-	13.0	-	13.0	ns
	Time, OE to O	4 and 5	2.3 to 2.7	-	10.5	-	10.5	
			2.7	-	9.5	-	9.5	
			3.0 to 3.6	-	8.5	-	8.5	]
			4.5 to 5.5	-	7.3	-	7.3	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable	See Figures	1.65 to 1.95	-	11.0	-	11.0	ns
	Time, OE to O	4 and 5	2.3 to 2.7	-	9.0	-	9.0	
			2.7	-	8.5	-	8.5	
			3.0 to 3.6	-	7.5	-	7.5	
			4.5 to 5.5	-	6.5	-	6.5	
toshl, toslh	t <sub>OSHL</sub> , t <sub>OSLH</sub> Output to Output Skew (Note 6)		1.65 to 1.95	-	-	-	=	ns
		Skew (Note 6)	2.3 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5 2.5	2.3 to 2.7	-	-	-	=
			2.7	-	-	-	=	
			3.0 to 3.6	-	1.0	-	1.0	


<sup>6.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation I<sub>CC(OPR)</sub> = C<sub>PD</sub> x V<sub>CC</sub> x f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>in</sub> + I<sub>CC</sub> x V<sub>CC</sub>.

## **DYNAMIC SWITCHING CHARACTERISTICS**

				T <sub>A</sub> = 25°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур	Unit
$V_{OLP}$	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3 V, V <sub>IL</sub> = 0 V	0.8	V
		2.5	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = 2.5 V, V <sub>IL</sub> = 0 V	0.6	
$V_{OLV}$	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3 V, V <sub>IL</sub> = 0 V	-0.8	V
		2.5	C <sub>L</sub> = 30 pF, V <sub>IH</sub> = 2.5 V, V <sub>IL</sub> = 0 V	-0.6	

## **CAPACITANCE**


Symbol	Parameter	Conditions	Тур	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = Open, V <sub>I</sub> = 0 V or V <sub>CC</sub>	7.0	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}, f = 10 \text{ MHz}$	25.0	pF




Test	Switch Position
t <sub>PLH</sub> / t <sub>PHL</sub>	Open
t <sub>PLZ</sub> / t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND

\* $C_L$  includes probe and jig capacitance  $R_T$  is  $Z_{OUT}$  of pulse generator (typically 50  $\Omega$ ) f=1 MHz

Figure 4. Test Circuit





V <sub>CC</sub> , V	$R_L, \Omega$	C <sub>L</sub> , pF	V <sub>LOAD</sub>	V <sub>mi</sub> , V	V <sub>mo</sub> , V	V <sub>Y</sub> , V
1.65 to 1.95	500	30	2 x V <sub>CC</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.3 to 2.7	500	30	2 x V <sub>CC</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.15
2.7	500	50	6 V	1.5	V <sub>CC</sub> /2	0.3
3.0 to 3.6	500	50	6 V	1.5	V <sub>CC</sub> /2	0.3
4.5 to 4.5	500	50	2 x V <sub>CC</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2	0.3

Figure 5. Switching Waveforms




Figure 6. Schematic Diagram (Generic for LCX Family)

## **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
74LCX541WMX	LCX541	SOIC-20 WB	1000 / Tape & Reel
74LCX541MTC	LCX 541	TSSOP-20	75 Units / Tube
74LCX541MTCX	LCX 541	TSSOP-20	2500 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D.</u>






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS					
DIM	MIN	MAX				
Α	2.35	2.65				
A1	0.10	0.25				
b	0.35	0.49				
С	0.23	0.32				
D	12.65	12.95				
E	7.40	7.60				
е	1.27	BSC				
Н	10.05	10.55				
h	0.25	0.75				
L	0.50	0.90				
A	0 °	7 °				




**GENERIC MARKING DIAGRAM\*** 

XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

## **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS


DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1	


onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**DATE 17 FEB 2016** 







**DETAIL E** 

## NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.27	0.37	0.011	0.015	
7	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
M	0°	8°	0°	8°	

### **RECOMMENDED SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1	

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales