

Noninverting 3-State Buffer

NLV74VHC1G125, NLV74VHC1GT125

The NLV74VHC1G125 / NLV74VHC1GT125 is a single non-inverting 3-state buffer in tiny footprint packages. The NLV74VHC1G125 has CMOS-level input thresholds while the NLV74VHC1GT125 has TTL-level input thresholds.

The internal circuit is composed of three stages, including a buffered 3-state output which provides high noise immunity and stable output.

The input structures provide protection when voltages up to 5.5 V are applied, regardless of the supply voltage. This allows the device to be used to interface 5 V circuits to 3 V circuits. Some output structures also provide protection when $V_{CC} = 0$ V and when the output voltage exceeds V_{CC} . These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.

Features

- Designed for 2.0 V to 5.5 V V_{CC} Operation
- 3.5 ns t_{PD} at 5 V (typ)
- Inputs/Outputs Over-Voltage Tolerant up to 5.5 V
- I_{OFF} Supports Partial Power Down Protection
- Source/Sink 8 mA at 3.0 V
- Available in SC-88A, TSOP-5 and SOT-953 Packages
- Chip Complexity < 100 FETs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant





Figure 1. Logic Symbol


MARKING DIAGRAMS




SC-88A
DF SUFFIX
CASE 419A



TSOP-5
DT SUFFIX
CASE 483



SOT-953
P5 SUFFIX
CASE 527AE



XX = Specific Device Code
M = Date Code*
▪ = Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 8 of this data sheet.

NLV74VHC1G125, NLV74VHC1GT125




Figure 2. Pinout (Top View)

PIN ASSIGNMENT
(SC-88A / TSOP-5)

Pin	Function
1	OE
2	A
3	GND
4	Y
5	VCC

PIN ASSIGNMENT (SOT-953)

Pin	Function
1	A
2	GND
3	OE
4	Y
5	VCC

FUNCTION TABLE

Input		Output
OE	A	Y
L	L	L
L	H	H
H	X	Z

X = Don't Care

NLV74VHC1G125, NLV74VHC1GT125

MAXIMUM RATINGS

Symbol	Characteristics		Value	Unit
V_{CC}	DC Supply Voltage		-0.5 to +7.0	V
V_{IN}	DC Input Voltage		-0.5 to +7.0	V
V_{OUT}	DC Output Voltage	1Gxx	-0.5 to $V_{CC} + 0.5$	V
		1GTxx Active-Mode (High or Low State) Tri-State Mode (Note 1) Power-Down Mode ($V_{CC} = 0$ V)	-0.5 to $V_{CC} + 0.5$ -0.5 to +7.0 -0.5 to +7.0	
I_{IK}	DC Input Diode Current $V_{IN} < GND$		-20	mA
I_{OK}	DC Output Diode Current	1Gxx $V_{OUT} > V_{CC}, V_{OUT} < GND$	± 20	mA
		1GTxx $V_{OUT} < GND$	-20	
I_{OUT}	DC Output Source/Sink Current		± 25	mA
I_{CC} or I_{GND}	DC Supply Current per Supply Pin or Ground Pin		± 50	mA
T_{STG}	Storage Temperature Range		-65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 secs		260	°C
T_J	Junction Temperature Under Bias		+150	°C
θ_{JA}	Thermal Resistance (Note 2)		SC-88A	°C/W
			TSOP-5	
			SOT-953	
P_D	Power Dissipation in Still Air		SC-88A	mW
			TSOP-5	
			SOT-953	
MSL	Moisture Sensitivity		Level 1	-
F_R	Flammability Rating Oxygen Index: 28 to 34		UL 94 V-0 @ 0.125 in	-
V_{ESD}	ESD Withstand Voltage (Note 3)		Human Body Model	V
			Charged Device Model	
$I_{Latchup}$	Latchup Performance (Note 4)		± 100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri-stated.
2. Measured with minimum pad spacing on an FR4 board, using 10mm-by-1inch, 2 ounce copper trace no air flow per JESD51-7.
3. HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-F. JEDEC recommends that ESD qualification to EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.
4. Tested to EIA/JESD78 Class II.

NLV74VHC1G125, NLV74VHC1GT125

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage		2.0	5.5	V
V _{IN}	DC Input Voltage		0	5.5	V
V _{OUT}	DC Output Voltage	1Gxx	0	V _{CC}	V
		1GTxx	0	V _{CC}	
		Active-Mode (High or Low State)	0	5.5	
		Tri-State Mode (Note 1)	0	5.5	
		Power-Down Mode (V _{CC} = 0 V)	0	5.5	
T _A	Operating Temperature Range		−55	+125	°C
t _r , t _f	Input Rise and Fall Time		V _{CC} = 3.0 V to 3.6 V V _{CC} = 4.5 V to 5.5 V	0 100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (NLV74VHC1G125)

Symbol	Parameter	Test Conditions	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V _{IH}	High-Level Input Voltage		2.0	1.5	–	–	1.5	–	1.5	–	V
			3.0	2.1	–	–	2.1	–	2.1	–	
			4.5	3.15	–	–	3.15	–	3.15	–	
			5.5	3.85	–	–	3.85	–	3.85	–	
V _{IL}	Low-Level Input Voltage		2.0	–	–	0.5	–	0.5	–	0.5	V
			3.0	–	–	0.9	–	0.9	–	0.9	
			4.5	–	–	1.35	–	1.35	–	1.35	
			5.5	–	–	1.65	–	1.65	–	1.65	
V _{OH}	High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OH} = -50 μA I _{OH} = -50 μA I _{OH} = -50 μA I _{OH} = -4 mA I _{OH} = -8 mA	2.0	1.9	2.0	–	1.9	–	1.9	–	V
			3.0	2.9	3.0	–	2.9	–	2.9	–	
			4.5	4.4	4.5	–	4.4	–	4.4	–	
			3.0	2.58	–	–	2.48	–	2.34	–	
			4.5	3.94	–	–	3.80	–	3.66	–	
V _{OL}	Low-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OL} = 50 μA I _{OL} = 50 μA I _{OL} = 50 μA I _{OL} = 4 mA I _{OL} = 8 mA	2.0	–	0.0	0.1	–	0.1	–	0.1	V
			3.0	–	0.0	0.1	–	0.1	–	0.1	
			4.5	–	0.0	0.1	–	0.1	–	0.1	
			3.0	–	–	0.36	–	0.44	–	0.52	
			4.5	–	–	0.36	–	0.44	–	0.52	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	2.0 to 5.5	–	–	±0.1	–	±1.0	–	±1.0	μA
I _{OZ}	3-State Output Leakage Current	V _{OUT} = 0 V to 5.5 V	5.5	–	–	±0.25	–	±2.5	–	±2.5	μA
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V	0.0	–	–	1.0	–	10	–	10	μA
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	–	–	1.0	–	20	–	40	μA

NLV74VHC1G125, NLV74VHC1GT125

DC ELECTRICAL CHARACTERISTICS (NLV74VHC1GT125)

Symbol	Parameter	Test Conditions	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
V _{IH}	High-Level Input Voltage		2.0	1.0	–	–	1.0	–	1.0	–	V
			3.0	1.4	–	–	1.4	–	1.4	–	
			4.5	2.0	–	–	2.0	–	2.0	–	
			5.5	2.0	–	–	2.0	–	2.0	–	
V _{IL}	Low-Level Input Voltage		2.0	–	–	0.28	–	0.28	–	0.28	V
			3.0	–	–	0.45	–	0.45	–	0.45	
			4.5	–	–	0.8	–	0.8	–	0.8	
			5.5	–	–	0.8	–	0.8	–	0.8	
V _{OH}	High-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OH} = –50 μA I _{OH} = –50 μA I _{OH} = –50 μA I _{OH} = –4 mA I _{OH} = –8 mA	2.0	1.9	2.0	–	1.9	–	1.9	–	V
			3.0	2.9	3.0	–	2.9	–	2.9	–	
			4.5	4.4	4.5	–	4.4	–	4.4	–	
			3.0	2.58	–	–	2.48	–	2.34	–	
			4.5	3.94	–	–	3.80	–	3.66	–	
V _{OL}	Low-Level Output Voltage	V _{IN} = V _{IH} or V _{IL} I _{OL} = 50 μA I _{OL} = 50 μA I _{OL} = 50 μA I _{OL} = 4 mA I _{OL} = 8 mA	2.0	–	0.0	0.1	–	0.1	–	0.1	V
			3.0	–	0.0	0.1	–	0.1	–	0.1	
			4.5	–	0.0	0.1	–	0.1	–	0.1	
			3.0	–	–	0.36	–	0.44	–	0.52	
			4.5	–	–	0.36	–	0.44	–	0.52	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	2.0 to 5.5	–	–	±0.1	–	±1.0	–	±1.0	μA
I _{OZ}	3-State Output Leakage Current	V _{OUT} = 0 V to 5.5 V	5.5	–	–	±0.25	–	±2.5	–	±2.5	μA
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V or V _{OUT} = 5.5 V	0	–	–	1.0	–	10	–	10	μA
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	–	–	1.0	–	20	–	40	μA
I _{CCT}	Increase in Quiescent Supply Current per Input Pin	One Input: V _{IN} = 3.4 V; Other Input at V _{CC} or GND	5.5	–	–	1.35	–	1.5	–	1.65	mA

NLV74VHC1G125, NLV74VHC1GT125

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 85°C		-55°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay, A to Y (Figures 3 and 4)	C _L = 15 pF	3.0 to 3.6	–	4.5	8.0	–	9.5	–	12.0	ns
		C _L = 50 pF		–	6.4	11.5	–	13.0	–	16.0	
		C _L = 15 pF	4.5 to 5.5	–	3.5	5.5	–	6.5	–	8.5	
		C _L = 50 pF		–	4.5	7.5	–	8.5	–	10.5	
t _{PZL} , t _{PZH}	Output Enable Time, $\overline{OE}$ to Y (Figures 3 and 4)	C _L = 15 pF	3.0 to 3.6	–	4.5	8.0	–	9.5	–	11.5	ns
		C _L = 50 pF		–	6.4	11.5	–	13.0	–	15.0	
		C _L = 15 pF	4.5 to 5.5	–	3.5	5.1	–	6.0	–	8.5	
		C _L = 50 pF		–	4.5	7.1	–	8.0	–	10.5	
t _{PLZ} , t _{PHZ}	Output Disable Time, $\overline{OE}$ to Y (Figures 3 and 4)	C _L = 15 pF	3.0 to 3.6	–	6.5	9.7	–	11.5	–	14.5	ns
		C _L = 50 pF		–	8.0	13.2	–	15.0	–	18.0	
		C _L = 15 pF	4.5 to 5.5	–	4.8	6.8	–	8.0	–	10.0	
		C _L = 50 pF		–	7.0	8.8	–	10.0	–	12.0	
C _{IN}	Input Capacitance			–	4.0	10	–	10	–	10	pF
C _{OUT}	Output Capacitance	Output in High Impedance State		–	6.0	–	–	–	–	–	pF

C _{PD}	Power Dissipation Capacitance (Note 5)	Typical @ 25°C, V _{CC} = 5.0 V	pF
		8.0	

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no-load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NLV74VHC1G125, NLV74VHC1GT125




Figure 3. Test Circuit

Test	Switch Position	C _L , pF	R _L , Ω
t _{PLH} / t _{PHL}	Open	See AC Characteristics Table	X
t _{PLZ} / t _{PZL}	V _{CC}		1 k
t _{PHZ} / t _{PZH}	GND		1 k

X = Don't Care




Figure 4. Switching Waveforms

V _{CC} , V	V _{mi} , V	V _{mo} , V		V _Y , V
		t _{PLH} , t _{PHL}	t _{PZL} , t _{PLZ} , t _{PZH} , t _{PHZ}	
3.0 to 3.6	V _{CC} /2	V _{CC} /2	V _{CC} /2	0.3
4.5 to 5.5	V _{CC} /2	V _{CC} /2	V _{CC} /2	0.3

NLV74VHC1G125, NLV74VHC1GT125

ORDERING INFORMATION


Device	Packages	Specific Device Code	Pin 1 Orientation (See below)	Shipping†
M74VHC1G125DFT1G-L22038	SC-88A	W0	Q2	3000 / Tape & Reel
M74VHC1G125DFT2G-L22038	SC-88A	W0	Q4	3000 / Tape & Reel
NLVVHC1G125DFT1G*	SC-88A	W0	Q2	3000 / Tape & Reel
M74VHC1GT125DF2G-L22038	SC-88A	W1	Q4	3000 / Tape & Reel
NLVVHC1GT125DF1G*	SC-88A	W1	Q2	3000 / Tape & Reel
NLVVHC1GT125DF2G*	SC-88A	W1	Q4	3000 / Tape & Reel
M74VHC1G125DTT1G	TSOP-5	W0	Q4	3000 / Tape & Reel
M74VHC1GT125DT1G	TSOP-5	W1	Q4	3000 / Tape & Reel
NLVVHC1GT125DT1G*	TSOP-5	W1R	Q4	3000 / Tape & Reel
MC74VHC1G125P5T5G-L22088	SOT-953	T	Q2	8000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

Pin 1 Orientation in Tape and Reel

Direction of Feed



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SCALE 2:1

SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M

DATE 11 APR 2023



RECOMMENDED MOUNTING FOOTPRINT

* For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. 419A-01 OBSOLETE. NEW STANDARD 419A-02
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.80	0.95	1.10
A1	---	---	0.10
A3	0.20 REF		
b	0.10	0.20	0.30
c	0.10	---	0.25
D	1.80	2.00	2.20
E	2.00	2.10	2.20
E1	1.15	1.25	1.35
e	0.65 BSC		
L	0.10	0.15	0.30

GENERIC MARKING DIAGRAM*



*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code

M = Date Code

▪ = Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1:

- PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 2:

- PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 3:

- PIN 1. ANODE 1
2. N/C
3. ANODE 2
4. CATHODE 2
5. CATHODE 1

STYLE 4:

- PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:

- PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 6:

- PIN 1. EMITTER 2
2. BASE 2
3. EMITTER 1
4. COLLECTOR
5. COLLECTOR 2/BASE 1

STYLE 7:

- PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8:

- PIN 1. CATHODE
2. COLLECTOR
3. N/C
4. BASE
5. EMITTER

STYLE 9:

- PIN 1. ANODE
2. CATHODE
3. ANODE
4. ANODE
5. ANODE


Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42984B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SC-88A (SC-70-5/SOT-353)	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





ON Semiconductor®



SCALE 2:1

TSOP-5 CASE 483 ISSUE N

DATE 12 AUG 2020




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.



DIM	MILLIMETERS	
	MIN	MAX
A	2.85	3.15
B	1.35	1.65
C	0.90	1.10
D	0.25	0.50
G	0.95 BSC	
H	0.01	0.10
J	0.10	0.26
K	0.20	0.60
M	0°	10°
S	2.50	3.00

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
▪ = Pb-Free Package

XXX = Specific Device Code
M = Date Code
▪ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

DOCUMENT NUMBER: 98ARB18753C

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: TSOP-5

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS


ON Semiconductor®




SCALE 4:1

SOT-953 CASE 527AE ISSUE E


DATE 02 AUG 2011



TOP VIEW




SIDE VIEW



BOTTOM VIEW

SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

DIM	MILLIMETERS		
	MIN	NOM	MAX
A	0.34	0.37	0.40
b	0.10	0.15	0.20
C	0.07	0.12	0.17
D	0.95	1.00	1.05
E	0.75	0.80	0.85
e	0.35 BSC		
H _E	0.95	1.00	1.05
L	0.175 REF		
L2	0.05	0.10	0.15
L3			0.15

GENERIC MARKING DIAGRAM*



X = Specific Device Code
M = Month Code

*This information is generic. Please refer to device data sheet for actual part marking.

Pb-Free indicator, "G" or microdot "▪", may or may not be present.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON26457D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOT-953	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales