## Linear Voltage Regulator -Dual, V<sub>in</sub> and V<sub>out</sub> Voltage Detector

The NCP4672 is a dual linear voltage regulator with input voltage and output voltage detectors. This part is useful in systems where multiple voltages are required such as for core and I/O. The NCP4672 is very accurate at 2% over full input voltage and full load current. The NCP4672 eliminates the need for external voltage supervision due to the two built in voltage detectors. The voltage detector on the input is set to 7.0 V. The output voltage detector is for channel 1 and is set to 2.9 V. An external capacitor is used to set the duration of this reset signal. Other features include short circuit protection and thermal shutdown protection. The NCP4672 has been designed to work with a 4.7  $\mu$ F output capacitor having an ESR between 0.1  $\Omega$  and 5.0  $\Omega$ .

#### Features

- Accuracy: 2% at Full Voltage and Load
- Excellent Ripple Rejection: 70 dB @ 1 kHz
- Voltage Detector for Input Voltage
- Voltage Detector for Output Voltage
- Programmable Delay of Reset Signal
- Thermal Short Circuit Protection
- This is a Pb–Free Device

## **Typical Application**

- Small Core and I/O Power
- Consumer Equipment
- Measurement Equipment
- Industrial Equipment





Figure 1. Typical Application Circuit




## **ON Semiconductor®**

http://onsemi.com



= Pb-Free Package

#### **PIN CONFIGURATION**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP4672DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage	V <sub>inmax</sub>	-0.3 ~ 18	V
Output Voltage	V <sub>out</sub>	–0.3 to V <sub>in</sub> + 0.3	V
Output Current 1 Output Current 2	l <sub>out1max</sub> l <sub>out2max</sub>	30 80	mA mA
Output Short Circuit Duration	-	Infinite	-
Power Dissipation and Thermal Characteristics – SOIC–8 Power Dissipation Thermal Resistance, Junction–to–Ambient Minimum Pad Size 200 mm <sup>2</sup> Pad Size (Note 1) Thermal Resistance, Junction–to–Case	Ρ <sub>D</sub> R <sub>θJA</sub> R <sub>θJC</sub>	Internally Limited 190 160 25	W °C/W °C/W °C/W
Operating Junction Temperature Range	T <sub>stg</sub>	-40 to 125	°C
Storage Temperature Range	T <sub>solder</sub>	–55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Refer to Figure 4 for more information.

#### **PIN DESCRIPTION**

Pin Number	Symbol	Description
1	V <sub>in RST</sub>	Open-collector, active-low output of the input voltage detector with hysteresis. Threshold levels are typical 7.0 V/ 7.35 V at $V_{CC}$ pin.
2	$V_{o RST}$	Active–low output of the reset generator. Reset generator is based on sensing of the V <sub>out1</sub> voltage. Sensing is with hysteresis – threshold levels are typically 2.9 V/ 2.95 V at V <sub>out1</sub> . Reset is generated at rising edge of the V <sub>out1</sub> and it's duration is set by external capacitor connected to C <sub>D</sub> pin.
3	C <sub>D</sub>	Programmable delay of the reset generator. Delay is adjusted by inserting a capacitor between $C_D$ and GND (typically 10 ms for 10 nF capacitor).
4	V <sub>CC</sub>	Supply Voltage
5	V <sub>out2</sub>	1.8 V/ 80 mA LDO Regulator Output
6	GND2	Ground for V <sub>out2</sub> (internally connected with GND1)
7	GND1	Ground for V <sub>out1</sub> (internally connected with GND2)
8	V <sub>out1</sub>	3.5 V/30 mA LDO Regulator Output

## **RECOMMENDED CONDITIONS** (T<sub>A</sub> = 25°C, C<sub>in</sub> = 0.1 $\mu$ F Ceramic, C<sub>out</sub> = 4.7 $\mu$ F)

Characteristics	Symbol	Min	Тур	Max	Unit
Input Voltage	V <sub>in</sub>	3.8	12	16	V
Output Current (where V <sub>out</sub> remains within accuracy)	I <sub>out1</sub> I <sub>out2</sub>	0 0	-	20 70	mA




Figure 1.


Characteristics	Symbol	Min	Тур	Max	Unit
Output Voltage V <sub>out1</sub> (V <sub>in</sub> = 4.5 V, I <sub>out1</sub> = 20 mA) V <sub>out2</sub> (V <sub>in</sub> = 4.5 V, I <sub>out2</sub> = 40 mA)	V <sub>adj</sub>	3.43 1.764	3.5 1.8	3.57 1.836	V
Line Regulation $V_{out1}$ (V <sub>in</sub> = 4.5 V , I <sub>out1</sub> = 20 mA) $V_{out2}$ (V <sub>in</sub> = 4.5 V to 10 V, I <sub>out2</sub> = 40 mA)	Reg <sub>line</sub>	-	3.0 3.0	30 30	mV
Load Regulation V <sub>out1</sub> (V <sub>in</sub> = 4.5 V, I <sub>out1</sub> = 0.1 mA to 20 mA) V <sub>out2</sub> (V <sub>in</sub> = 4.5 V, I <sub>out2</sub> = 0.1 mA to 70 mA)	Reg <sub>load</sub>	-	3.0 2.0	40 40	mV
Dropout Voltage V <sub>out1</sub> (V <sub>in</sub> = 3.3 V, I <sub>out1</sub> = 20 mA)	V <sub>in</sub> – V <sub>out1</sub>	-	150	300	mV
Ground Pin Current (V <sub>in</sub> = 8.0 V, I <sub>out1</sub> = I <sub>out2</sub> = 0 mA) (V <sub>in</sub> = 2.7 V, I <sub>out1</sub> = I <sub>out2</sub> = 0 mA, Rpu = infinite)	I <sub>GND</sub>		1.0 3.0	2.0 -	mA
Short Current Limit V <sub>out1</sub> V <sub>out2</sub>	I <sub>SC</sub>	30 80	60 150		mA
Thermal Shutdown		-	165	-	°C
Temperature Coefficient $V_{out1}$ (T <sub>J</sub> = -30 to 85°C, $V_{in}$ = 4.5 V, $I_{out1}$ = 20 mA) $V_{out2}$ (T <sub>J</sub> = -30 to 85°C, $V_{in}$ = 4.5 V, $I_{out2}$ = 40 mA)	T <sub>C</sub>		100 100		ppm/°C
$ \begin{array}{l} \mbox{Ripple Rejection (Note 6)} \\ \mbox{V}_{out1} \ (\mbox{V}_{in} = 4.5 \ \mbox{V}, \ \mbox{V}_{ripple} = 1.0 \ \mbox{V}, \ \mbox{I}_{out1} = 20 \ \mbox{mA}, \ 120 \ \mbox{Hz}) \\ \mbox{V}_{out2} \ \ \mbox{(V}_{in} = 4.5 \ \mbox{V}, \ \mbox{V}_{ripple} = 1.0 \ \mbox{V}, \ \mbox{I}_{out2} = 40 \ \mbox{mA}, \ 120 \ \mbox{Hz}) \end{array} $	R <sub>R</sub>		65 70		dB
Output Noise Voltage V <sub>out1</sub> (V <sub>in</sub> = 4.5 V, f = 20 Hz – 80 kHz, I <sub>out1</sub> = 20 mA) V <sub>out2</sub> (V <sub>in</sub> = 4.5 V, f = 20 Hz – 80 kHz, I <sub>out2</sub> = 40 mA)	V <sub>n</sub>		80 50		$\mu V_{rms}$
V <sub>in</sub> Detect				•	
Detecting Voltage L (V <sub>in</sub> = H to L)	V <sub>SLin</sub>	6.72	7.0	7.28	V
Detecting Voltage H (V <sub>in</sub> = L to H)	V <sub>SHin</sub>	_	7.35	-	V
Hysteresis Voltage (V <sub>in</sub> = H to L to H)	$\Delta  V_{Sin}$	140	350	560	mV
$V_{SLin}$ Temperature Coefficient (T <sub>J</sub> = -30°C to +85°C)	$V_{Slin} T_{C}$	_	100	-	ppm/°C
Low-Level Output Voltage ( $V_{in}$ = 6.0 V, Vt1 = 5.0 V, Rt1 = 10 k $\Omega$ ) (Note 5) Threshold Operating Voltage ( $V_{OPLin}$ = Vt1 = 1.0 V)	V <sub>OLin1</sub> V <sub>OLin2</sub>	-	100 -	200 0.4	mV V
V <sub>out</sub> Detect					
Detecting Voltage L (V <sub>in</sub> = H to L)	V <sub>SLout</sub>	2.78	2.9	3.020	V
Detecting Voltage H (V <sub>in</sub> = L to H)	V <sub>SHout</sub>	_	2.95	-	V
Hysteresis Voltage (V <sub>in</sub> = H to L to H)	$\Delta V_{Sout}$	25	50	100	mV
$V_{SLin}$ Temperature Coefficient (T <sub>J</sub> = -30°C to +85°C)	$V_{SLin} T_C$	_	100	-	ppm/°C
Low-Level Output Voltage (V <sub>out1</sub> = 2.6 V) Threshold Operating Voltage (V <sub>OPLout</sub> = 0.85 V)	V <sub>OLout1</sub> V <sub>OLout2</sub>	- -	100 -	200 0.4	mV V
Reset Delay Time (C <sub>D</sub> = 10 nF)	t <sub>PLH</sub>	5	10	15	ms
"L" Transmission Delay Time (C <sub>D</sub> = 10 nF)	t <sub>PHL</sub>	-	30	90	μs

**ELECTRICAL CHARACTERISTICS** (C<sub>in</sub> = 0.1 μF Ceramic, C<sub>out</sub> = 4.7 μF with ESR = 0.1 - 5.0 Ω, V<sub>in</sub> = 12 V, T<sub>A</sub> = 25°C)

This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL-STD-883, Method 3015 Machine Model Method 200 V.

3. The maximum package power dissipation is:  $P_D = \frac{T_J(max) - T_A}{P_O T_A}$ 

5. Refer to Figure 3.
6. Guaranteed by design.



\*; V\_OPLin shows theoretical on this chart. V\_OPLin spec. must be specified on Pin 1 voltage (0.4 V)

\*;  $V_{OPLout}$  shows theoretical on this chart.  $V_{OPLout}$  spec. must be specified on Pin 2 voltage (0.4 V)

Figure 2. Dual Regulator Timing





Figure 3. Threshold Operating Voltage V\_{OPLin} Under Condition V\_{OLin} = 0.4 V









Figure 7. Delay Time versus Capacitance



# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SOIC-8 NB PAGE 1 OF						
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.					

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>