

8-Bit Shift Register with Output Latches

MM74HC595

General Description

The MM74HC595 high-speed shift register utilizes advanced silicon-gate CMOS technology. This device possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads.

This device contains an eight-bit serial-in, parallel-out, shift register that feeds an eight-bit D-type storage register. The storage register has eight 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state is one clock pulse ahead of the storage register.

The 74HC logic family is speed, function, and pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\rm CC}$ and ground.

Features


- Low Quiescent Current: 160 μA Maximum (74HC Series)
- Low Input Current: 1 μA Maximum
- 8-Bit Serial-In, Parallel-Out Shift Register with Storage
- Wide Operating Voltage Range: 2 V-6 V
- Cascadable
- Shift Register has Direct Clear
- Guaranteed Shift Frequency: DC to 30 MHz
- This Device is Pb-Free and is RoHS Compliant



SOIC-16 CASE 751B-05





TSSOP 16 CASE 948AH-01



TSSOP-16 CASE 948F-01

MARKING DIAGRAMS





HC595A = Specific Device Code A = Assembly Location WL, L = Wafer Lot Number

Y = Year WW, YW = Work Week

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

Block Diagram




Figure 1. Logic Diagram (Positive Logic)

Pin Configuration




Figure 2. Pin Configuration

PIN DEFINITIONS

| Pin No. | Symbol | Description |
|---------|------------------|------------------------------|
| 1 | Q_{B} | Output Bit B |
| 2 | $Q_{\mathbb{C}}$ | Output Bit C |
| 3 | Q_D | Output Bit D |
| 4 | Q _E | Output Bit E |
| 5 | Q _F | Output Bit F |
| 6 | Q_{G} | Output Bit G |
| 7 | Q _H | Output Bit H |
| 8 | GND | Ground |
| 9 | Q' _H | Serial Data Output |
| 10 | SCLR | Shift Register Clear |
| 11 | SCK | Shift Register Clock Input |
| 12 | RCK | Storage Register Clock Input |
| 13 | G | Output Enable |
| 14 | SER | Serial Data Input |
| 15 | QA | Output Bit A |
| 16 | V _{CC} | Supply Voltage |

TRUTH TABLE

| RCK | SCK | SCLR | G | Function |
|-----|-----|------|---|-----------------------------------------------------------|
| X | Х | Х | Н | QA through Q _H = 3-state |
| X | Х | L | L | Shift register clocked; Q' _H = 0 |
| X | 1 | Н | L | Shift register clocked; $Q_N = Q_{n-1}$, $Q_0 = SER$ |
| 1 | Х | Н | L | Contents of shift; register transferred to output latches |

NOTES: L = Logic Level LOW

H = Logic Level HIGH

X = Don't Care

 \uparrow = Transition from LOW to HIGH level

ABSOLUTE MAXIMUM RATINGS (Note 1)

| Symbol | Rating | | Min | Max | Unit |
|-----------------------------------|------------------------------------|-------------------|------|-----------------------|------|
| V _{CC} | Supply Voltage | | -0.5 | 7.0 | V |
| V _{IN} | DC Input Voltage | | -0.5 | V _{CC} + 0.5 | V |
| V _{OUT} | DC Output Voltage | | -0.5 | V _{CC} + 0.5 | ٧ |
| I _{IK} , I _{OK} | Clamp Diode Current | | | ±20 | mA |
| I _{OUT} | DC Output Current, per pin | | ±35 | mA | |
| I _{CC} | DC VCC or GND Current, per pin | | | ±70 | mA |
| T _{STG} | Storage Temperature Range | | -65 | +150 | °C |
| P _D | Power Dissipation | SOIC Package only | | 500 | mW |
| TL | Lead Temperature | | +260 | °C | |
| ESD | Electrostatic Discharge Capability | | 4000 | V | |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Unless otherwise specified all voltages are referenced to ground.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|------------------------------------|-----------------------------|-----------------------------|-----------------|------|----|
| V _{CC} | Supply Voltage | 2 | 6 | V | |
| V _{IN} , V _{OUT} | DC Input or Output Voltage | 0 | V _{CC} | V | |
| T _A | Operating Temperature Range | Operating Temperature Range | | | |
| t _R , t _F | Input Rise and Fall Times | V _{CC} = 2.0 V | = | 1000 | ns |
| | | = | 500 | | |
| | | V _{CC} = 6.0 V | - | 400 | |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS (Note 2)

| | | | | | T _A = | 25°C | T _A = −40 to 85°C | T _A = -55 to 125°C | |
|-----------------|-----------------------------------------|----------------------------------------------|----------------------------------------------------------------------------------------|-------------------------|----------------------|----------------------|---------------------------------|----------------------------------|-------------|
| Symbol | Parameter | Conditions | | Vcc | Тур | | Guaranteed L | Unit | |
| V _{IH} | Minimum HIGH Level Input Voltage | | | 2.0 V 4.5 V 6.0 V | | 1.50 3.15 4.20 | 1.50 3.15 4.20 | 1.50 3.15 4.20 | V V V |
| V _{IL} | Minimum LOW Level Input Voltage | | | 2.0 V 4.5 V 6.0 V | | 0.50 1.35 1.80 | 0.50 1.35 1.80 | 0.50 1.35 1.80 | V V V |
| V _{OH} | Minimum HIGH Level Output Voltage | $V_{IN} = V_{IH}$ or V_{IL} | I _{OUT} ≤ 20 μA | 2.0 V 4.5 V 6.0 V | 2.00 4.50 6.00 | 1.90 4.40 5.90 | 1.90 4.40 5.90 | 1.90 4.40 5.90 | V V V |
| | Q' _H | $V_{IN} = V_{IH}$ or V_{IL} | $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5 V 6.0 V | 4.20 5.20 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | V V |
| | QA through Q _H | $V_{IN} = V_{IH}$ or V_{IL} | $ I_{OUT} \le 6.0 \text{ mA}$ $ I_{OUT} \le 7.8 \text{ mA}$ | 4.5 V 6.0 V | 4.20 5.70 | 3.98 5.48 | 3.84 5.34 | 3.70 5.20 | V V |
| V _{OL} | Minimum LOW Level Output Voltage | $V_{IN} = V_{IH}$ or V_{IL} | I _{OUT} ≤ 20 μA | 2.0 V 4.5 V 6.0 V | 0 0 0 | 0.10 0.10 0.10 | 0.10 0.10 0.10 | 0.10 0.10 0.10 | V V V |
| | Q' _H | $V_{IN} = V_{IH}$ or V_{IL} | $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5 V 6.0 V | 0.20 0.20 | 0.26 0.26 | 0.33 0.33 | 0.40 0.40 | V V |
| | QA through Q _H | $V_{IN} = V_{IH}$ or V_{IL} | $\left I_{OUT}\right \le 6.0 \text{ mA}$ $\left I_{OUT}\right \le 7.8 \text{ mA}$ | 4.5 V 6.0 V | 0.20 0.20 | 0.26 0.26 | 0.33 0.33 | 0.40 0.40 | V V |
| I _{IN} | Maximum Input Output Leakage | V _{IN} = V _{CC} or GND | , | 6.0 V | | ±0.1 | ±1.0 | ±1.0 | μΑ |
| l _{OZ} | Maximum 3-STATE Output Leakage | V _{OUT} = V _{CC} or GND | G = V _{IH} | 6.0 V | | ±0.5 | ±5.0 | ±10 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current | V _{IN} = V _{CC} or GND | I _{OUT} = 0 μA | 6.0 V | | 8.0 | 80 | 160 | μΑ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, t_r = t_f = 6 \text{ ns})$

| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Unit |
|-------------------------------------|--------------------------------------------------------------------------|----------------------------------------------------|-----|------------------|------|
| f _{MAX} | Maximum Operating Frequency of SCK | | 50 | 30 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, SCK to Q'H | C _L = 45 pF | 12 | 20 | ns |
| | Maximum Propagation Delay, RCK to Q _A thru Q' _H |] | 18 | 30 | ns |
| t _{PZH} , t _{PZL} | Maximum Output Enable Time from ₲ to Q _A thru Q' _H | $R_L = 1 \text{ k}\Omega$ $C_L = 45 \text{ pF}$ | 17 | 28 | ns |
| t _{PHZ} , t _{PLZ} | Maximum Output Disable Time from \overline{G} to Q_A thru Q'_H | $R_L = 1 \text{ k}\Omega$ $C_L = 45 \text{ pF}$ | 15 | 25 | ns |
| t _S | Minimum Setup Time from SER to SCK | | | 20 | ns |
| | Minimum Setup Time from SCLR to SCK | | | 20 | ns |
| | Minimum Setup Time from SER to RCK (Note 3) | | | 40 | ns |

performance may not be indicated by the Electrical Characteristics for the listed test conditions, unless otherwise noted. Floading performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. For a power supply of 5 V ±10% the worst–case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5 V. The 4.5 V values should be used when designing with this supply. Worst–case V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V, respectively; V_{IH} value at 5.5 V is 3.85 V. The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage; so the 6.0 V values should be used.

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, t_r = t_f = 6 \text{ ns})$

| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Unit |
|----------------|-----------------------------------|------------|-----|------------------|------|
| t _H | Minimum Hold Time from SER to SCK | | | 0 | ns |
| t _W | Minimum Pulse Width of SCK or RCK | | | 16 | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.0 \text{ V} - 6.0 \text{ V}, C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}, \text{ unless otherwise specified})$

| | | | | T _A = 25°C | | T _A = -40 to 85°C | T _A = -55 to 125°C | |
|-------------------------------------|---------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|-------------------------|-----------------------|-----------------------|---------------------------------|----------------------------------|----------------|
| Symbol | Parameter | Conditions | V _{CC} | Тур | | Guaranteed L | imits | Unit |
| f _{MAX} | Maximum Operating Frequency | C _L = 50 pF | 2.0 V 4.5 V 6.0 V | 10.0 45.0 50.0 | 6.0 30.0 35.0 | 4.8 24.0 28.0 | 4.0 20.0 24.0 | ns ns ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, SCK to Q' _H | $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ | 2.0 V 2.0 V | 58.0 83.0 | 210.0 294.0 | 235.0 367.0 | 315.0 441.0 | ns ns |
| | | C _L = 50 pF C _L = 150 pF | 4.5 V 4.5 V | 14.0 17.0 | 42.0 58.0 | 53.0 74.0 | 63.0 88.0 | ns ns |
| | | C _L = 50 pF C _L = 150 pF | 6.0 V 6.0 V | 10.0 14.0 | 36.0 50.0 | 45.0 63.0 | 54.0 76.0 | ns ns |
| | Maximum Propagation Delay, RCK to Q _A thru Q' _H | $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ | 2.0 V 2.0 V | 70.0 105.0 | 175.0 245.0 | 220.0 306.0 | 265.0 368.0 | ns ns |
| | | C _L = 50 pF C _L = 150 pF | 4.5 V 4.5 V | 21.0 28.0 | 35.0 49.0 | 44.0 61.0 | 53.0 74.0 | ns ns |
| | | C _L = 50 pF C _L = 150 pF | 6.0 V 6.0 V | 18.0 26.0 | 30.0 42.0 | 37.0 53.0 | 45.0 63.0 | ns ns |
| | Maximum Propagation Delay, SCLR to Q' _H | | 2.0 V 4.5 V 6.0 V | | 175.0 35.0 30.0 | 221.0 44.0 37.0 | 261.0 52.0 44.0 | ns ns ns |
| t _{PZH} , t _{PZL} | $\begin{array}{c} \text{Maximum Output Enable} \\ \text{Time from \overline{G} to Q_A thru Q'_H} \end{array}$ | $R_L = 1 \text{ k}\Omega \qquad C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ | 2.0 V 2.0 V | 75.0 100.0 | 175.0 245.0 | 220.0 306.0 | 265.0 368.0 | ns ns |
| | | C _L = 50 pF C _L = 150 pF | 4.5 V 4.5 V | 15.0 20.0 | 35.0 49.0 | 44.0 61.0 | 53.0 74.0 | ns ns |
| | | $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ | 6.0 V 6.0 V | 13.0 17.0 | 30.0 42.0 | 37.0 53.0 | 45.0 63.0 | ns ns |
| t _{PHZ} , t _{PLZ} | Maximum Output Disable Time from G to Q _A thru Q' _H | $R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ | 2.0 V 4.5 V 6.0 V | 75.0 15.0 13.0 | 175.0 35.0 30.0 | 220.0 44.0 37.0 | 265.0 53.0 45.0 | ns ns ns |
| t _S | Minimum Setup Time from SER to SCK | $R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ | 2.0 V 4.5 V 6.0 V | | 100.0 20.0 17.0 | 125.0 25.0 21.0 | 150.0 30.0 25.0 | ns ns ns |
| t _R | Minimum Removal Time from SCLR to SCK | | 2.0 V 4.5 V 6.0 V | | 50.0 10.0 9.0 | 63.0 13.0 11.0 | 75.0 15.0 13.0 | ns ns ns |
| t _S | Minimum Setup Time from SCK to RCK | | 2.0 V 4.5 V 6.0 V | | 100.0 20.0 17.0 | 125.0 25.0 21.0 | 150.0 30.0 26.0 | ns ns ns |

^{3.} This setup time ensures the register will see stable data from the shift-register outputs. The clocks may be connected together in which case the storage register state will be one clock pulse behind the shift register.

ELECTRICAL CHARACTERISTICS (continued)


(V_{CC} = 2.0 V–6.0 V, C_L = 50 pF, t_r = t_f = 6 ns, unless otherwise specified)

| | | | | T _A = 25°C | | T _A = -40 to 85°C | T _A = -55 to 125°C | |
|-------------------------------------|------------------------------------------------------------------|--------------------------------|-------------------------|-----------------------|--------------------------|---------------------------------|----------------------------------|----------------|
| Symbol | Parameter | Conditions | V _{CC} | Тур | | Guaranteed L | imits | Unit |
| tн | Minimum Hold Time from SER to SCK | | 2.0 V 4.5 V 6.0 V | | 5.0 5.0 5.0 | 5.0 5.0 5.0 | 5.0 5.0 5.0 | ns ns ns |
| t _W | Minimum Pulse Width of SCK or SCLR | | 2.0 V 4.5 V 6.0 V | 30.0 9.0 8.0 | 80.0 16.0 14.0 | 100.0 20.0 18.0 | 120.0 24.0 22.0 | ns ns ns |
| t _R , t _F | Maximum Input Rise and Fall Time, Clock | | 2.0 V 4.5 V 6.0 V | | 1000.0 500.0 400.0 | 1000.0 500.0 400.0 | 1000.0 500.0 400.0 | ns ns ns |
| t _{THL} , t _{TLH} | Maximum Output Rise and Fall Time Q _A -Q _H | | 2.0 V 4.5 V 6.0 V | 25.0 7.0 6.0 | 60.0 12.0 10.0 | 75.0 15.0 13.0 | 90.0 18.0 15.0 | ns ns ns |
| | Maximum Output Rise and Fall Time Q' _H | | 2.0 V 4.5 V 6.0 V | | 75.0 15.0 13.0 | 95.0 19.0 16.0 | 110.0 22.0 19.0 | ns ns ns |
| C _{PD} | Power Dissipation Capacitance, Outputs Enabled (Note 4) | G = V _{CC} G = GND | | 90.0 150.0 | | | | pF pF |
| C _{IN} | Maximum Input Capacitance | | | 5.0 | 10.0 | 10.0 | 10.0 | pF |
| C _{OUT} | Maximum Output Capacitance | | | 15.0 | 20.0 | 20.0 | 20.0 | pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. C_{PD} determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}²f + I_{CC} V_{CC}, and the no load dynamic current consumption,

Timing Diagram



NOTE:

5. Implies that the output is in 3-state mode.

Figure 3. Timing Diagram


 $I_S = C_{PD} V_{CC} f + I_{CC}$

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|---------------------------------------|-----------------------|
| MM74HC595M | SOIC-16 | 48 Units / Tube |
| MM74HC595MX | (Pb-Free) | 2500 / Tape & Reel |
| MM74HC595MTC | TSSOP-16 (Pb-Free and Halide Free) | 96 Units / Tube |
| MM74HC595MTCX | TSSOP 16 (Pb-Free and Halide Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MECHANICAL CASE OUTLINE



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D


 DIMENSION AT MAXIMUM MATERIAL CONDITION.

| | MILLIN | METERS | INC | HES |
|-----|--------|--------|-------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 9.80 | 10.00 | 0.386 | 0.393 |
| В | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 | BSC | 0.050 | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | 0° | 7° | 0° | 7° |
| P | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

| STYLE 1: | | STYLE 2: | | STYLE 3: | | STYLE 4: | | | |
|----------|---------------|----------|---------------|----------|---------------------|----------|----------------|-----------------------------------------------|-----------------------------------------|
| PIN 1. | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | COLLECTOR, DYE | #1 | |
| 2. | BASE | 2. | ANODE | 2. | BASE, #1 | 2. | COLLECTOR, #1 | | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER, #1 | 3. | COLLECTOR, #2 | | |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | COLLECTOR, #2 | | |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 | | |
| 6. | BASE | 6. | NO CONNECTION | | BASE, #2 | 6. | COLLECTOR, #3 | | |
| 7. | COLLECTOR | 7. | ANODE | 7. | | 7. | COLLECTOR, #4 | | |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 | | |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 | | |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 | | |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | BASE, #3 | | |
| 12. | EMITTER | 12. | CATHODE | 12. | COLLECTOR, #3 | 12. | EMITTER, #3 | | |
| 13. | BASE | 13. | CATHODE | 13. | COLLECTOR, #4 | 13. | BASE, #2 | OOL DEDING | COOTDONT |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | EMITTER, #2 | SOLDERING | FOOTPRINT |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | BASE, #1 | | 8X |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 | | i.40 — → |
| | | | | | | | | - 0 | .40 |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | | | 16X 1.12 |
| PIN 1. | DRAIN, DYE #1 | | CATHODE | PIN 1. | SOURCE N-CH | | | | 10% 1.12 |
| 2. | DRAIN, #1 | | CATHODE | 2. | COMMON DRAIN (OUTPU | Τ\ | | 1 | 16 |
| 3. | DRAIN, #2 | 3. | | 3. | COMMON DRAIN (OUTPU | | | , L . | '0 |
| 3. 4. | DRAIN, #2 | 3. 4. | CATHODE | 3. 4. | GATE P-CH | 1) | | - — | |
| 4. 5. | DRAIN, #2 | 4. 5. | CATHODE | 4. 5. | COMMON DRAIN (OUTPU | Τ\ | | , , , , , , , , , , , , , , , , , , , | |
| 5. 6. | DRAIN, #3 | 6. | CATHODE | 6. | COMMON DRAIN (OUTPU | | 16 | 5X 1 - | |
| 7. | DRAIN, #4 | 7. | CATHODE | 7. | COMMON DRAIN (OUTPU | | 0.5 | 58 | , L |
| 8. | DRAIN, #4 | 8. | CATHODE | 8. | SOURCE P-CH | •, | | | |
| 9. | GATE, #4 | 9. | ANODE | 9. | SOURCE P-CH | | | | |
| 10. | SOURCE, #4 | 10. | ANODE | 10. | COMMON DRAIN (OUTPU | T) | | | |
| 11. | GATE, #3 | 11. | | 11. | COMMON DRAIN (OUTPU | | | | |
| 12. | SOURCE, #3 | 12. | | 12. | COMMON DRAIN (OUTPU | | | | |
| 13. | GATE, #2 | 13. | | 13. | GATE N-CH | ., | | | |
| 14. | SOURCE, #2 | 14. | | 14. | COMMON DRAIN (OUTPU | T) | | | V PITCH |
| 15. | GATE, #1 | 15. | ANODE | 15. | COMMON DRAIN (OUTPU | | | | 1 <u>+=</u> 1_1 |
| 16. | SOURCE, #1 | | ANODE | 16. | SOURCE N-CH | ., | | | |
| | | | | | | | | □ 8 | 9 + - + - |
| | | | | | | | | | ~ |
| | | | | | | | | | ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' |
| | | | | | | | | | DIMENSIONS: MILLIMETERS |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| DESCRIPTION: | SOIC-16 | | PAGE 1 OF 1 |

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15mm ON D PER SIDE

| DOCUMENT NUMBER: | 98AON34923E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--|
| DESCRIPTION: | TSSOP 16 | | PAGE 1 OF 1 | |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

☐ 0.10 (0.004)

D


-T- SEATING PLANE





TSSOP-16 CASE 948F-01 ISSUE B

DATE 19 OCT 2006




NOTES

- JIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD
 FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| C | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| Н | 0.18 | 0.28 | 0.007 | 0.011 |
| 7 | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| Ы | 6.40 BSC | | 0.252 BSC | |
| М | 0 ° | 8 ° | 0 ° | 8 ° |

SOLDERING FOOTPRINT

G



GENERIC MARKING DIAGRAM*

168888888 XXXX XXXX **ALYW** 188888888

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 |

DETAIL E

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales