# **Darlington Complementary Silicon Power Transistors**

These devices are designed for general-purpose amplifier and low-speed switching motor control applications.

#### **Features**

- Similar to the Popular NPN 2N6284 and the PNP 2N6287
- Rugged RBSOA Characteristics
- Monolithic Construction with Built-in Collector-Emitter Diode
- These are Pb-Free Devices\*

#### **MAXIMUM RATINGS**

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	$V_{CEO}$	100	Vdc
Collector-Base Voltage	V <sub>CB</sub>	100	Vdc
Emitter-Base Voltage	V <sub>EB</sub>	5.0	Vdc
Collector Current – Continuous – Peak	I <sub>C</sub>	20 40	Adc
Base Current	Ι <sub>Β</sub>	0.5	Adc
Total Device Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	160 1.28	W W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to +150	°C

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.78	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




Figure 1. Power Derating


1




ON Semiconductor®

http://onsemi.com

**DARLINGTON 20 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS 100 VOLTS, 160 WATTS** 



SOT-93 (TO - 218)CASE 340D



TO-247 CASE 340L STYLE 3


NOTE: Effective June 2012 this device will be available only in the TO-247 package. Reference FPCN# 16827.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## **MARKING DIAGRAMS**



MJH628x = Device Code

x = 4 or 7

A = Assembly Location

Y = Year WW = Work Week G = Pb-Free Package

### **ORDERING INFORMATION**

Device Order Number	Package Type	Shipping
MJH6284G	TO-218 (Pb-Free)	30 Units / Rail
MJH6287G	TO-218 (Pb-Free)	30 Units / Rail
MJH6284G	TO-247 (Pb-Free)	30 Units / Rail
MJH6287G	TO-247 (Pb-Free)	30 Units / Rail


## **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS		_L	·I	
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 0.1 Adc, I <sub>B</sub> = 0)	V <sub>CEO(sus)</sub>	100	_	Vdc
Collector Cutoff Current (V <sub>CE</sub> = 50 Vdc, I <sub>B</sub> = 0)	I <sub>CEO</sub>	-	1.0	mAdc
	I <sub>CEX</sub>	- -	0.5 5.0	mAdc
Emitter Cutoff Current (V <sub>BE</sub> = 5.0 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	-	2.0	mAdc
ON CHARACTERISTICS (Note 1)				
DC Current Gain $ \begin{array}{l} \text{(I}_{C} = 10 \text{ Adc, V}_{CE} = 3.0 \text{ Vdc)} \\ \text{(I}_{C} = 20 \text{ Adc, V}_{CE} = 3.0 \text{ Vdc)} \end{array} $	h <sub>FE</sub>	750 100	18,000 -	-
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 40 mAdc) (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 200 mAdc)	V <sub>CE(sat)</sub>	- -	2.0 3.0	Vdc
Base-Emitter On Voltage (I <sub>C</sub> = 10 Adc, V <sub>CE</sub> = 3.0 Vdc)	V <sub>BE(on)</sub>	-	2.8	Vdc
Base-Emitter Saturation Voltage (I <sub>C</sub> = 20 Adc, I <sub>B</sub> = 200 mAdc)	V <sub>BE(sat)</sub>	-	4.0	Vdc
DYNAMIC CHARACTERISTICS				
Current-Gain Bandwidth Product (I <sub>C</sub> = 10 Adc, V <sub>CE</sub> = 3.0 Vdc, f = 1.0 MHz)	f <sub>T</sub>	4.0	-	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz) MJH6284 MJH6287		- -	400 600	pF
Small-Signal Current Gain (I <sub>C</sub> = 10 Adc, V <sub>CE</sub> = 3.0 Vdc, f = 1.0 kHz)	h <sub>fe</sub>	300	-	-

### **SWITCHING CHARACTERISTICS**

			Typical		
Resistive Load		Symbol	NPN	PNP	Unit
Delay Time		t <sub>d</sub>	0.1	0.1	μs
Rise Time	$V_{CC}$ = 30 Vdc, $I_{C}$ = 10 Adc $I_{B1}$ = $I_{B2}$ = 100 mA	t <sub>r</sub>	0.3	0.3	
Storage Time	Duty Cycle = 1.0%	t <sub>s</sub>	1.0	1.0	
Fall Time		t <sub>f</sub>	3.5	2.0	

<sup>1.</sup> Pulse test: Pulse Width = 300  $\mu$ s, Duty Cycle = 2.0%.



For NPN test circuit reverse diode and voltage polarities.

Figure 2. Switching Times Test Circuit

Figure 3. Darlington Schematic




Figure 4. Thermal Response

### FBSOA, FORWARD BIAS SAFE OPERATING AREA




Figure 5. MJH6284, MJH6287




Figure 6. Maximum RBSOA, Reverse Bias Safe Operating Area

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on  $T_{J(pk)} = 150^{\circ}\text{C}$ ;  $T_{C}$  is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided  $T_{J(pk)} \leq 150^{\circ}\text{C}$ .  $T_{J(pk)}$  may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 7. DC Current Gain




Figure 8. Collector Saturation Region






Figure 9. "On" Voltages



SOT-93 (TO-218) CASE 340D-02 **ISSUE E** 

**DATE 01/03/2002** 






- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α		20.35		0.801
В	14.70	15.20	0.579	0.598
С	4.70	4.90	0.185	0.193
D	1.10	1.30	0.043	0.051
Е	1.17	1.37	0.046	0.054
G	5.40	5.55	0.213	0.219
Н	2.00	3.00	0.079	0.118
J	0.50	0.78	0.020	0.031
K	31.00	REF	1.220	REF
L		16.20		0.638
Q	4.00	4.10	0.158	0.161
S	17.80	18.20	0.701	0.717
U	4.00 REF		0.157	REF
٧	1.75 REF		0.0	169

#### **MARKING DIAGRAM**



= Assembly Location


= Year

WW = Work Week XXXXX = Device Code

DOCUMENT NUMBER:	98ASB42643B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-93		PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





TO-247 CASE 340L **ISSUE G** 

**DATE 06 OCT 2021** 

#### NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER

	MILLIMETERS		INC	HES
DIM	MIN.	MAX.	MIN.	MAX.
Α	20.32	21.08	0.800	0.830
В	15.75	16.26	0.620	0.640
С	4.70	5.30	0.185	0.209
D	1.00	1.40	0.040	0.055
Ε	1.90	2.60	0.075	0.102
F	1.65	2.13	0.065	0.084
G	5.45 BSC		0.215 BSC	
Н	1.50	2.49	0.059	0.098
J	0.40	0.80	0.016	0.031
К	19.81	20.83	0.780	0.820
L	5.40	6.20	0.212	0.244
N	4.32	5.49	0.170	0.216
Р		4.50		0.177
Q	3.55	3.65	0.140	0.144
U	6.15 BSC		0.242	BSC
W	2.87	3.12	0.113	0.123

	SCALE 1:1	
2X F—	B	SEATING PLANE

**⊕** 0.25 (0.010)**W** Y AS

#### **GENERIC MARKING DIAGRAM\***



STYLE 1:		STYLE 2:	
PIN 1.	GATE	PIN 1.	ANOI
2.	DRAIN	2.	CATH
3.	SOURCE	3.	ANOI
4.	DRAIN	4.	CATH

STYLE 5: PIN 1. CATHODE

2. ANODE

3. GATE 4. ANODE

HODE (S) DDE 2 HODES (S)

PIN 1. MAIN TERMINAL 1 2. MAIN TERMINAL 2

3. GATE 4. MAIN TERMINAL 2

STYLE 3: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR

STYLE 4: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR

XXXXX = Specific Device Code Α = Assembly Location

Υ = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB15080C	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-247		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales