NTGS3447P

Power MOSFET

-12 V, -5.3 A, Single P-Channel, TSOP-6

Features

- Low R_{DS(on)} in TSOP-6 Package
- 1.8 V Gate Rating
- This is a Pb-Free Device

Applications

- Battery Switch and Load Management Applications in Portable Equipment
- High Side Load Switch
- PA Switch

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

| Parameter | | | Symbol | Value | Unit |
|---|------------------------|-----------------------|--------------------------------------|---------------|------|
| Drain-to-Source Voltage | | | V_{DSS} | -12 | ٧ |
| Gate-to-Source Voltage | 9 | | V _{GS} | ±8 | V |
| Continuous Drain | Steady | T _A = 25°C | I _D | -4.7 | Α |
| Current (Note 1) | State | T _A = 85°C |] | -3.4 | |
| | t ≤ 5 s | T _A = 25°C | | -5.3 | |
| Power Dissipation (Note 1) | Steady State | T _A = 25°C | P _D | 1.25 | W |
| | t ≤ 5 s | | | 1.6 | |
| Continuous Drain | Steady | T _A = 25°C | I _D | -3.4 | Α |
| Current (Note 2) | State | T _A = 85°C | 1 | -2.5 | |
| Power Dissipation (Note 2) | | T _A = 25°C | P _D | 0.7 | W |
| Pulsed Drain Current | t _p = 10 μs | | I _{DM} | -19 | Α |
| Operating Junction and Storage Temperature | | | T _J , T _{STG} | -55 to 150 | °C |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) | | | TL | 260 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®

http://onsemi.com

| V _{(BR)DSS} | R _{DS(on)} MAX | I _D MAX |
|----------------------|-------------------------|--------------------|
| -12 V | 40 mΩ @ -4.5 V | -4.7 A |
| | 53 mΩ @ -2.5 V | -4.1 A |
| | 72 mΩ @ -1.8 V | -2.0 A |

P-Channel



MARKING DIAGRAM



TSOP-6 CASE 318G STYLE 1




SE = Device Code

M = Date Code

Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT



ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|---------------------|-----------------------|
| NTGS3447PT1G | TSOP-6 (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---|---------------|-------|------|
| Junction-to-Ambient - Steady State (Note 3) | $R_{	hetaJA}$ | 100 | |
| Junction-to-Ambient – $t \le 5 s$ (Note 3) | $R_{	hetaJA}$ | 78 | °C/W |
| Junction-to-Ambient - Minimum Pad (Note 4) | $R_{	hetaJA}$ | 188 | |

^{3.} Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
4. Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.0775 in sq).

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|---|----------------------|--|--------------------------|-------|------|------|------|
| OFF CHARACTERISTICS | • | | | | | | |
| Drain-to-Source Breakdown Voltage | V _{(BR)DSS} | $V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$ | | -12 | | | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{GS} = 0 V, | T _J = 25°C | | | -1.0 | μΑ |
| | | V _{DS} = -12 V | T _J = 85°C | | | -5.0 | |
| Gate-to-Source Leakage Current | I _{GSS} | V _{DS} = 0 V, V _{GS} = ±8 V | | | | ±0.1 | μΑ |
| ON CHARACTERISTICS (Note 5) | | | | | | | |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_D$ | = -250 μΑ | -0.45 | | -1.0 | V |
| Drain-to-Source On Resistance | R _{DS(on)} | V _{GS} = -4.5 V, I | _D = -4.7 A | | 30 | 40 | mΩ |
| | | V _{GS} = -2.5 V, I | _D = -4.1 A | | 40 | 53 | |
| | | V _{GS} = -1.8 V, I | _D = -2.0 A | | 53 | 72 | |
| Forward Transconductance | 9FS | $V_{DS} = -5 \text{ V}, I_{D} = -4.7 \text{ A}$ | | | 12 | | S |
| CHARGES, CAPACITANCES AND GATE F | RESISTANCE | | | | | | |
| Input Capacitance | C _{ISS} | V _{GS} = 0 V, f = 1 MHz, V _{DS} = -6 V | | | 1053 | | pF |
| Output Capacitance | C _{OSS} | | | | 254 | | |
| Reverse Transfer Capacitance | C _{RSS} | | | | 129 | | |
| Total Gate Charge | Q _{G(TOT)} | $V_{GS} = -4.5 \text{ V}, V_{DS} = -6 \text{ V};$ $I_{D} = -4.7 \text{ A}$ | | | 10.4 | 15 | nC |
| Threshold Gate Charge | Q _{G(TH)} | | | | 1.0 | | |
| Gate-to-Source Charge | Q _{GS} | $I_D = -4.7 \text{ A}$ | | | 1.7 | | |
| Gate-to-Drain Charge | Q_{GD} | 1 | | | 0.4 | | |
| SWITCHING CHARACTERISTICS, $V_{GS} = 4$ | .5 V (Note 6) | | | | | | |
| Turn-On Delay Time | t _{d(ON)} | | | | 7 | 11 | ns |
| Rise Time | t _r | V _{GS} = -4.5 V, V | $I_{DS} = -6 \text{ V},$ | | 14 | 22 | |
| Turn-Off Delay Time | t _{d(OFF)} | $I_D = -1.0 \text{ A}, R_G = 6.0 \Omega$ | | | 78 | 117 | |
| Fall Time | t _f | | | | 47 | 71 | |
| DRAIN-SOURCE DIODE CHARACTERIST | ics | | | | | | |
| Forward Diode Voltage | V _{SD} | V _{GS} = 0 V, I _S = -1.7 A | T _J = 25°C | | -0.7 | -1.2 | V |
| Reverse Recovery Time | t _{RR} | $V_{GS} = 0 \text{ V, } dI_{SD}/dI_{S} = -1.$ | | | 33 | 66 | ns |

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%
6. Switching characteristics are independent of operating junction temperatures

TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}$ C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Capacitance Variation

TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}C$ unless otherwise noted)




Figure 7. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 8. Diode Forward Voltage vs. Current




Figure 9. Threshold Voltage




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Maximum Rated Forward Biased Safe Operating Area

NTGS3447P




Figure 12. FET Thermal Response



TSOP-6 CASE 318G-02 **ISSUE V**

DATE 12 JUN 2012

STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR

3. BASE 4. EMITTER

2. GROUND

3. I/O 4. I/O 5. VCC 6. I/O


STYLE 12:

5. COLLECTOR 6. COLLECTOR

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
 PROTRUSIONS, OR GATE BURRS, MOLD FLASH, PROTRUSIONS, OR
 GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

| | MILLIMETERS | | | | | |
|-----|-------------|------|------|--|--|--|
| DIM | MIN NOM MAX | | | | | |
| Α | 0.90 | 1.00 | 1.10 | | | |
| A1 | 0.01 | 0.06 | 0.10 | | | |
| b | 0.25 | 0.38 | 0.50 | | | |
| С | 0.10 | 0.18 | 0.26 | | | |
| D | 2.90 | 3.00 | 3.10 | | | |
| E | 2.50 | 2.75 | 3.00 | | | |
| E1 | 1.30 | 1.50 | 1.70 | | | |
| е | 0.85 | 0.95 | 1.05 | | | |
| L | 0.20 | 0.40 | 0.60 | | | |
| L2 | 0.25 BSC | | | | | |
| М | 0° – 10° | | | | | |



| STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN | STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2 | STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. Vz 5. V in 6. V out | STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD | STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2 |
|---|--|--|---|--|
| STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER | STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND | STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE | 2. GND ' 3. D(OUT)- 4. D(IN)- 5. VBUS | SOURCE 2 |
| STYLE 13: PIN 1. GATE 1 | STYLE 14: PIN 1. ANODE | | LE 16: I 1. ANODE/CATHODE | STYLE 17: PIN 1. EMITTER |

2. SOURCE 3. GATE

DRAIN

CATHODE

5. N/C

| RECOMMEN SOLDERING FO | |
|--------------------------|--|
| DRAIN 1 6. CATHODE/DF | |

3 GATE

5.

SOURCE

CATHODE/DRAIN


CATHODE/DRAIN

2. SOURCE 2

DRAIN 2

5. SOURCE 1

3 GATE 2



DIMENSIONS: MILLIMETERS

BASE 2. BASE FMITTER 3 ANODE/CATHODE COLLECTOR ANODE CATHODE ANODE

COLLECTOR

GENERIC MARKING DIAGRAM*

M





XXX = Specific Device Code = Date Code

= Pb-Free Package

XXX = Specific Device Code

Α =Assembly Location Υ = Year

W = Work Week

2.

3

5.

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

| DOCUMENT NUMBER: | 98ASB14888C | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|--|-------------|--|
| DESCRIPTION: | TSOP-6 | | PAGE 1 OF 1 | |

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative