onsemi

Low Voltage Quad Buffer with 5 V Tolerant Inputs and Outputs

74LCX125

Description

The LCX125 contains four independent non-inverting buffers with 3–STATE outputs. The inputs tolerate Voltages up to 7 V Allowing the interface of 5 V Systems to 3 V Systems.

The 74LCX125 is fabricated with an advanced CMOS technology to achieve high Speed operation while Maintaining CMOS Low Power Dissipation.

Features

- 5 V Tolerant Inputs and Outputs
- 2.3 V–3.6 V V_{CC} Specifications Provided
- 6.0 ns t_{PD} max. (V_{CC} = 3.3 V), 10 μ A I_{CC} max.
- Power Down High Impedance Inputs and Outputs
- Supports Live Insertion/Withdrawal*
- ± 24 mA Output Drive (V_{CC} = 3.0 V)
- Latch-up Performance Exceeds JEDEC 78 Conditions
- ESD Performance:
 - Human body model > 2000 V
 - ♦ Machine model > 100 V
- Leadless DQFN Package

*To ensure the High–Impedance State During Power up or down, $\overline{\text{OE}}$ Should be tied to V_{CC} through a pull–up resistor: the minimum value of the resistor is determined by the current–sourcing capability of the driver.




ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.


Connection Diagrams

Pin Assignments for SOIC, SOP, and TSSOP



Pad Assignments for DQFN

$\overline{\text{OE}}_0 V_{CC}$ 1 [14] 13 (13 OE₂ A₀ 2 003 (12 A₂ $\overline{OE}_1(4)$ (11 02 A1 5 $(10 \overline{OE}_3)$ 0_{16} (9 A₃ 9 8 GND O3



(Top Through View)

(Bottom View)


Pin Description

Pin Names	Description
A _n	Inputs
ΟEn	Output Enable Inputs
On	Outputs
DAP	No Connect
Note: DAP (Die Attac	h Pad)

Note: DAP (Die Attach Pad)

Logic Symbol

IEEE/IEC



Truth Table

Inp	Output	
<u>OE</u> n	A _n	O _n
L	L	L
L	Н	Н
Н	х	Z

H = HIGH Voltage Level

L = HIGH Voltage Level

Z = HIGH Impedance

X = Immaterial

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
V _{CC}	Supply Voltage	–0.5 to +7.0	V
VI	DC Input Voltage	–0.5 to +7.0	V
V _O	DC Output Voltage, – Output in 3–STATE – Output in HIGH or LOW State (Note 1)	–0.5 V to +7.0 –0.5 V to V _{CC} + 0.5	V V
Ι _{ΙΚ}	DC Input Diode Current, VI < GND	-50	mA
Ι _{ΟΚ}	DC Input Diode Current – VO < GND – VO > V _{CC}	-50 +50	mA mA
Ι _Ο	DC Output Source/Sink Current	±50	mA
I _{CC}	DC Supply Current per Supply Pin	±50	mA
I _{GND}	DC Ground Current per Ground Pin	±100	mA
T _{STG}	Storage Temperature	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_O Absolute Maximum Rating must be observed.

RECOMMENDED OPERATING CONDITIONS (Note 4)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage – Operating – Data Retention	2.0 1.5	3.6 3.6	V
VI	Input Voltage	0	5.5	V
V _O	Output Voltage - HIGH or LOW State - 3-STATE	0 0	V _{CC} 5.5	V
I _{OH} / I _{OL}	$\begin{array}{l} \mbox{Common-mode Input Voltage} \\ - \mbox{V}_{CC} = 3.0 \ \mbox{V} - 3.6 \ \mbox{V} \\ - \mbox{V}_{CC} = 2.7 \ \mbox{V} - 3.0 \ \mbox{V} \\ - \ \mbox{V}_{CC} = 2.3 \ \mbox{V} - 2.7 \ \mbox{V} \end{array}$		±24 ±12 ±8	mA
T _A	Free-Air Operating Temperature	-40	85	°C
Δt / ΔV	Input Edge Rate, V _{IN} = 0.8 V $-$ 2.0 V, V _{CC} = 3.0 V	0	10	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.2. Unused inputs must be held HIGH or LOW. They may not float..

DC ELECTRICAL CHARACTERISTICS

				$T_A = -40^{\circ}C$ to $+85^{\circ}C$		
Symbol	Parameter	V _{CC} (V)	Test Conditions	Min.	Max.	Unit
V _{IH}	HIGH Level Input Voltage	2.3–2.7		1.7		V
		2.7–3.6		2.0		
V _{IL}	LOW Level Input Voltage	2.3–2.7		_	0.7	V
		2.7–3.6		_	0.8	
V _{OH}	HIGH Level Output Voltage	2.3–3.6	I _{OH} = -100 μA	V _{CC} -0.2	-	V
		2.3	I _{OH} = -8 mA	1.8	-	
		2.7	I _{OH} = -12 mA	2.2	-	
		3.0	I _{OH} = -18mA	2.4	-	
			I _{OH} = -24 mA	2.2	-	

DC ELECTRICAL CHARACTERISTICS (continued)

				T _A = −40°C to +85°C		
Symbol	Parameter	V _{CC} (V)	Test Conditions	Min.	Max.	Unit
V _{OL}	LOW Level Output Voltage	2.3–3.6	I _{OL} = 100 μA	_	0.2	V
		2.3	I _{OL} = 8 mA	_	0.6	
		2.7	I _{OL} = 12 mA	-	0.4	
		3.0	I _{OL} = 16 mA	_	0.4	
			I _{OL} = 24 mA	-	0.55	
lı	Input Leakage Current	2.3–3.6	$0 \le V_I \le 5.5 V$	_	±5.0	μA
I _{OZ}	3-STATE Output Leakage	2.3–3.6	$\begin{array}{l} 0 \leq V_O \leq 5.5 \text{ V}, \\ V_I = V_{IH} \text{ or VIL} \end{array}$	-	±5.0	μΑ
IO _{FF}	Power-Off Leakage Current	0	V_{I} or $V_{O} = 5.5 V$	_	10	μΑ
I _{CC}	Quiescent Supply Current	2.3–3.6	$VI = V_{CC}$ or GND	-	10	μA
			$3.6 V \le V_I, V_O \le 5.5 V$ (Note 3)	-	±10	
ΔI_{CC}	Increase in I _{CC} per Input	2.3–3.6	$V_{IH} = V_{CC} - 0.6 V$	-	500	μΑ

3. Outputs disabled or 3–STATE only.

AC ELECTRICAL CHARACTERISTICS

			TA = -40°C to +85°C, R _L = 500 Ω					
		V_{CC} = 3.3 V \pm 0.3 V, C_L = 50 pF		V _{CC} = C _L =		V _{CC} = 2.5 C _L = 5	V ± 0.2 V, 30 pF	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
$t_{\text{PHL}}, t_{\text{PLH}}$	Propagation Delay	1.5	6.0	1.5	6.5	1.5	7.2	ns
t _{PZL} , t _{PZH}	Output Enable Time	1.5	7.0	1.5	8.0	1.5	9.1	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.5	6.0	1.5	7.0	1.5	7.2	ns
$t_{\rm OSHL},t_{\rm OSLH}$	Output to Output Skew (Note 4)	-	1.0	-	-	-	-	ns

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


DYNAMIC SWITCHING CHARACTERISTICS

				T _A = 25°C	
Symbol	Parameter	V _{CC} (V)	Test Conditions	Typical	Unit
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	3.3	C_L = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V	0.8	V
		2.5	C_L = 30 pF, V_{IH} = 2.5 V, V_{IL} = 0 V	0.6	
V _{OLV}	Quiet Output Dynamic Peak V _{OL}	3.3	C_L = 50 pF, V_{IH} = 3.3 V, V_{IL} = 0 V	-0.8	V
		2.5	$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{ V}, \text{ V}_{IL} = 0 \text{ V}$	-0.6	


CAPACITANCE

Symbol	Parameter	Test Conditions	Typical	Unit
C _{IN}	Input Capacitance	V_{CC} = Open, V_I = 0 V or V_{CC}	7.0	pF
C _{OUT}	Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	8.0	pF
C _{PD}	Power Dissipation Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or $V_{CC,}f$ = 10 MHz	25.0	pF


AC LOADING AND WAVEFORMS (GENERIC FOR LCX FAMILY)










Waveform for Inverting and Non-Inverting Functions




Propagation Delay. Pulse Width and trec Waveforms








3-STATE Output High Enable and Disable Times for Logic



Setup Time, Hold Time and Recovery Time for Logic




t_{rise} and t_{fall}

	V _{CC}			
Symbol	3.3 V + 0.3 V	2.7 V	2.5 V + 0.2 V	
V _{mi}	1.5 V	1.5 V	$V_{CC}/2$	
V _{mo}	1.5 V	1.5 V	V _{CC} /2	
V _x	V _{OL} + 0.3 V	V _{OL} + 0.3 V	V _{OL} + 0.15 V	
V _y	V _{OH} – 0.3 V	V _{OH} – 0.3 V	V _{OH} – 0.15 V	

Figure 2. Waveforms (Input Characteristics; f = 1 MHz, $t_r = t_f = 3 \text{ ns}$)

SCHEMATIC DIAGRAM (GENERIC FOR LCX FAMILY)





ORDERING INFORMATION

Product Number	Package	Shipping [†]
74LCX125M	SOIC-14 (Pb-Free/Halide Free)	1150 Units / Tube
74LCX125MX	SOIC-14 (Pb-Free/Halide Free)	2500 / Tape and Reel
74LCX125MTCX	TSSOP-14 WB (Pb-Free/Halide Free)	2500 / Tape and Reel
74LCX125BQX (Note 5)	QFN-14 (Pb-Free/Halide Free)	3000 / Tape and Reel
74LCX125MTC	TSSOP-14 WB (Pb-Free/Halide Free)	2350 Units / Tube


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

5. DQFN package available in Tape and Reel only.



QFN14 3.0x2.5, 0.5P CASE 510CB ISSUE O

DATE 31 AUG 2016



 DOCUMENT NUMBER:
 98AON13643G
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 QFN14 3.0X2.5, 0.5P
 PAGE 1 OF 1

 ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any products is patent rights nor the

rights of others.



SOIC14 CASE 751EF **ISSUE O** DATE 30 SEP 2016 8.75 8.50 Α 0.65 7.62 14 8 14 8 В 4.00 6.00 5.60 3.80 Ħ 1.70 7 **PIN #1** 1,27 7 0.51 **IDENT.** 1.270.35 (0.33) \oplus 0.25 (M) С В Α LAND PATTERN RECOMMENDATION TOP VIEW 1.75 MAX 0.25 С 0.19 0.10 С 1.50 0.25 0.10 1.25 SIDE VIEW **FRONT VIEW** NOTES: A. CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C **B. ALL DIMENSIONS ARE IN MILLIMETERS** 0.50 0.25 × 45° C. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS LAND PATTERN STANDARD: R0.10 GAGE D. SOIC127P600X145-14M PLANE R0.10 E. CONFORMS TO ASME Y14.5M, 2009 0.36 8° 0° 0.90 0.50 SEATING PLANE (1.04)DETAIL A SCALE 16 : 1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98AON13739G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC14 PAGE 1 OF 1

ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



DOCUMENT NUMBER:	98ASH70246A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (
DESCRIPTION:	TSSOP-14 WB		PAGE 1 OF 1		
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products for any particular					

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative