# Low-Voltage, **Bus-Controlled Video Matrix Switch**

#### Description

The main function of the NCS6416 is to switch 8 video input sources to the 6 outputs. The NCS6416 operates with a low 5 V power supply.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs.

All switching possibilities are controlled through the I<sup>2</sup>C bus inputs.

#### Features

- 20 MHz Bandwidth
- 5 V Operating Voltage
- Cascadable with another NCS6416 (Internal Address can be changed by Pin 7 Voltage)
- 8 Inputs (CVBS, RGB, Chroma, ...)
- 6 Outputs with 150  $\Omega$  Output Driving Capability
- Possibility of Chroma Signal for each Input by Switching off the Clamp with an External Resistor Bridge
- Bus Controlled
- 6 dB Gain between any Input and Output
- -65 dB Crosstalk at 5 MHz
- Full ESD Protection
- These are Pb-Free Devices



#### **ON Semiconductor®**

http://onsemi.com





YY

G



WW = Work Week

= Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCS6416DWG	SO-20 (Pb-Free)	38 Units / Rail
NCS6416DWR2G	SO-20 (Pb-Free)	1000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





The main function of the NCS6416 is to switch 8 video input sources to the 6 outputs.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs. The lowest level of each signal is aligned on each input (bottom of sync pulse for CVBS or Black Level for RGB signals). Each output is able to drive a 150  $\Omega$  load.

The nominal gain between any input and output is 6 dB. For Chroma signals, the clamp is switched off by forcing an external 2.5 V DC resistor bridge on the input. Each input can be used as a normal input or as a Chroma input (with external resistor bridge). All the switching possibilities are changed through the  $I^2C$  bus.

The switches configuration is defined by words of 16 bits: one word of 16 bits for each output channel.

So, 6 words of 16 bits are necessary to determine the starting configuration upon power-on (power supply: 0 to 5 V). But a new configuration needs only the words of the changed output channels.

#### **Table 1. ATTRIBUTES**

Characteristics		Value
ESD	Human Body Model Machine Model	2 kV 200 V
Moisture Sensitivity (No	ote 1)	Level 3
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in.

1. For additional information, see Application Note AND8003/D

#### **Table 2. MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit	
Power Supply Voltage		V <sub>CC</sub>	6	V
Output Driver Power Supply		V <sub>CCO</sub>	6	V
Operating Temperature Range		T <sub>A</sub>	0 to +70	°C
Storage Temperature Range		T <sub>stg</sub>	-60 to +150	°C
Thermal Resistance, Junction-to-Air	SO-20	$\theta_{JA}$	30 to 35	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
V <sub>CCO</sub>	Output Driver Power Supply	4.75	5.0	5.25	V
I <sub>CC</sub>	Power Supply Current (No Load)	20	30	40	mA
INPUTS					
	Signal Amplitude (CVBS signal) (Note 2)		1.0		V <sub>PP</sub>
	Input Current (Per Output Connected)		1	3	μΑ
	DC Level (Bottom of Sync Pulse)	1.25	1.35	1.45	V
	DC Level Shift (0°C to 70°C) (Note 2)		5	100	mV
R <sub>IN</sub>	Input Resistance (Note 2)		1		MΩ
C <sub>IN</sub>	Input Capacitance (Note 2)		2		pF
OUTPUTS	3				
	Dynamic Range (V <sub>IN</sub> = 1 V <sub>PP</sub> ) (Note 2)	1.9	2.0	2.1	V <sub>PP</sub>
	Output Impedance (Note 2)		1		Ω
Av	Gain (Note 2)	5.5	6.0	6.5	dB
BW	Bandwidth (Note 2) -1 dB Attenuation -3 dB Attenuation	7	15 20		MHz
DG	Differential Gain Error (Note 2)		0.5		%
DP	Differential Phase Error (Note 2)		1.5		0
	Crosstalk (f = 5 MHz) (Note 2)		-65	-60	dB
	DC Level (Bottom of Sync Pulse)	0.2	0.3	0.4	V
	Continuous Output Current (Note 2)	20			mA
I <sup>2</sup> C BUS I	NPUT: DATA, CLOCK AND PROG				
	Threshold Voltage (Note 2)	1.5	2	3	V
2 Guarant	- and by design and/or observatorization	•		•	•

Table 3. DC & AC Characteristics (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, R<sub>L</sub> = 150  $\Omega$ , C<sub>L</sub> = 3 pF)

Guaranteed by design and/or characterization.

#### Table 4. I<sup>2</sup>C BUS CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Max	Unit
SCL					
V <sub>IL</sub>	Low Level Input Voltage		-0.3	+1.5	V
V <sub>IH</sub>	High Level Input Voltage		3.0	V <sub>CC</sub> +0.5	V
ILI	Input Leakage Current	$V_I = 0$ to $V_{CC}$	-10	+10	μΑ
f <sub>SCL</sub>	Clock Frequency (Note 3)		0	100	kHz
t <sub>R</sub>	Input Risetime (Note 3)	1.5 V to 3 V		1000	ns
t <sub>F</sub>	Input Falltime (Note 3)	3 V to 1.5 V		300	ns
Cl	Input Capacitance (Note 3)			10	pF
SDA					
V <sub>IL</sub>	Low Level Input Voltage		-0.3	+1.5	V
V <sub>IH</sub>	High Level Input Voltage		3.0	V <sub>CC</sub> +0.5	V
ILI	Input Leakage Current	$V_{I} = 0$ to $V_{CC}$	-10	+10	μA
CI	Input Capacitance (Note 3)			10	pF
t <sub>R</sub>	Input Risetime (Note 3)	1.5 V to 3 V		1000	ns
t <sub>F</sub>	Input Falltime (Note 3)	3 V to 1.5 V		300	ns
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 3 mA		0.4	V
t <sub>F</sub>	Output Falltime (Note 3)	3V to 1.5 V		250	ns
CL	Load Capacitance (Note 3)			400	pF
TIMING					
t <sub>LOW</sub>	Clock Low Period (Note 4)		4.7		μs
t <sub>HIGH</sub>	Clock High Period (Note 4)		4.0		μS
t <sub>SU,DAT</sub>	Data Setup Time (Note 4)		250		ns
t <sub>HD,DAT</sub>	Data Hold Time (Note 4)		0	340	ns
t <sub>SU,STO</sub>	Setup Time from Clock High to Stop (Note 4)		4.0		μs
t <sub>BUF</sub>	Start Setup Time following a Stop (Note 4)		4.7		μs
t <sub>HD,STA</sub>	Start Hold Time (Note 4)		4.0		μs
t <sub>SU,STA</sub>	Start Setup Time following Clock Low to High Transition (Note 4)		4.7		μs

Guaranteed by design and/or characterization.
Functionality guaranteed by design and/or characterization.

#### **Bus Selections**

The I<sup>2</sup>C chip address is defined by the first byte. The second byte defines the input/output configuration.

# Table 5. CHIP ADDRESS BYTE (1<sup>ST</sup> BYTE OF TRANSMISSION)

HEX	BINARY	Comment		
86	1000 0110	When PROG pin is connected to Ground		
06	0000 0110	When PROG pin is connected to $V_{CC}$		

NOTE: Input/Output Selection Byte (2<sup>nd</sup> byte of transmission)

#### Table 6. I<sup>2</sup>C BUS OUTPUT SELECTIONS

Output Address (MSB)	Input Address (LSB)	Selected Output		
00000	XXX	Pin 18	Output is selected by the 5 MSBs	
00100	XXX	Pin 14		
00010	XXX	Pin 16		
00110	-	Not Used		
00001	XXX	Pin 17		
00101	XXX	Pin 13		
00011	XXX	Pin 15		
00111	-	Not Used		

#### Table 7. I<sup>2</sup>C BUS INPUT SELECTIONS

Output Address (MSB)	Input Address (LSB)	Selected Input		
00XXX	000	Pin 5	Input is selected by the 3 LSBs	
00XXX	100	Pin 8		
00XXX	010	Pin 3		
00XXX	110	Pin 20		
00XXX	001	Pin 6		
00XXX	101	Pin 10		
00XXX	011	Pin 1		
00XXX	111	Pin 11		

Example: 0010 0101 (Binary) or 25 (Hex) connects Pin 10 (input) to Pin 14 (output)



Figure 2. I<sup>2</sup>C Bus Timing Diagram



#### **USING A SECOND NCS6416**

The programming input pin (PROG) allows two NCS6416 circuits to operate in parallel and to select them independently through the I<sup>2</sup>C bus by modifying the address byte. Consequently, the switching capabilities are doubled, or can be cascaded as shown in Figure 6.



## TYPICAL APPLICATION DIAGRAM

NCS6416 is suited for single supply system, running on a single +5 V supply. It can drive a 150  $\Omega$  video output due to the built-in low impedance and high current video output stage. The high quality of the output stage and excellent linearity provides video signal comparable to broadcast studio quality signals. The layout is not as critical to the design and it can be easily realized on a single sided board.



Figure 7. Typical Application Diagram



Figure 8. Typical Application Circuit



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 22 APR 2015

DUSEM

NOTES:

SOIC-20 WB CASE 751D-05 ISSUE H

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS				
DIM	MIN MAX				
Α	2.35	2.65			
A1	0.10	0.25			
b	0.35	0.49			
C	0.23	0.32			
D	12.65	12.95			
E	7.40 7.60				
е	1.27 BSC				
н	10.05	10.55			
h	0.25	0.75			
L	0.50	0.90			
θ	0 °	7 °			

GENERIC **MARKING DIAGRAM\*** 



- = Work Week
- = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (	the Document Repository. COPY" in red.
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1
onsemi and ONSEMi are tradema the right to make changes without furth purpose, nor does <b>onsemi</b> assume a special, consequential or incidental d	rks of Semiconductor Components Industries, her notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use amages. <b>onsemi</b> does not convey any license	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	tries. <b>onsemi</b> reserves oducts for any particular luding without limitation

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative