# onsemi

## 600 V / 4 A, High-Side Automotive Gate Driver IC

### FAD7171MX

#### Description

The FAD7171MX is a monolithic high–side gate drive IC that can drive high–speed MOSFETs and IGBTs that operate up to +600 V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross–conduction. **onsemi**'s high–voltage process and common–mode noise–canceling techniques provide stable operation of the high–side driver under high dv/dt noise circumstances. An advanced level–shift circuit offers high–side gate driver operation up to  $V_S = -11$  V for VBS = 15 V.

The UVLO circuit prevents malfunction when VBS is lower than the specified threshold voltage. The high–current and low–output voltage–drop feature make this device suitable for sustaining switch drivers and energy–recovery switch drivers in automotive motor drive inverters, switching power supplies, and high–power DC–DC converter applications.

#### Features

- Floating Channel for Bootstrap Operation to +600 V
- 4 A Sourcing and 4 A Sinking Current Driving Capability
- Common–Mode dv/dt Noise–Cancelling Circuit
- 3.3 V and 5 V Input Logic Compatible
- Output In–phase with Input Signal
- Under–Voltage Lockout for VBs
- 8–SOIC Package, Case 751–07 (JEDEC MS–012, 0.150 inch Narrow Body)
- AEC-Q100 Qualified and PPAP Capable for Ambient Operating Temperature from -40°C to 125°C


#### Applications

- Common Rail Injection Systems
- DC–DC Converter
- Motor Drive (Electric Power Steering, Fans)

#### **Related Product Resources**

- FAN7171 Product Folder
- FAD7171 Product Folder
- <u>AND9674</u> Design and Application Guide of Bootstrap Circuit for High–Voltage Gate–Drive IC
- <u>AN-8102</u> Recommendations to Avoid Short Pulse Width Issues in HVIC Gate Driver Applications
- <u>AN-9052</u> Design Guide for Selection of Bootstrap Components





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FAD7171MX	SOIC8 (Pb–Free / Halogen Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

1. These devices passed wave soldering test by JESD22A-111.

#### **TYPICAL APPLICATION**




Figure 1. Typical Application




Figure 2. Block Diagram






Figure 3. Pin Assignment (Top Through View)

#### **PIN DESCRIPTION**

Pin No.	Symbol	Description	
1	V <sub>DD</sub>	Supply Voltage	
2	IN	Logic Input for High-Side Gate Driver Output	
3	NC	No Connection	
4	GND	Ground	
5	NC	No Connection	
6	VS	High–Voltage Floating Supply Return	
7	HO	High-Side Driver Output	
8	VB	High–Side Floating Supply	

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Characteristics	Min	Max	Unit
VS	High-Side Floating Offset Voltage	V <sub>B</sub> – 25	V <sub>B</sub> + 0.3	V
VB	High-Side Floating Supply Voltage	-0.3	625.0	V
V <sub>HO</sub>	High-Side Floating Output Voltage	V <sub>S</sub> -0.3	V <sub>B</sub> + 0.3	V
V <sub>DD</sub>	Low-Side and Logic Supply Voltage	-0.3	25	V
V <sub>IN</sub>	Logic Input Voltage	-0.3	V <sub>DD</sub> + 0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate	-	±50	V/ns
PD	Power Dissipation (Notes 2, 3, 4)	-	0.625	W
$\theta_{JA}$	Thermal Resistance	-	200	°C/W
ΤJ	Junction Temperature	-55	150	°C
T <sub>STG</sub>	Storage Temperature	-55	150	°C
T <sub>A</sub>	Operating Ambient Temperature	-40	125	°C
ESD	Human Body Model (HBM)	-	2000	V
	Charge Device Model (CDM)	-	500	1

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 2. Mounted on  $76.2 \times 114.3 \times 1.6 \text{ mm PCB}$  (FR-4 glass epoxy material).

3. Refer to the following standards:

JESD51-2: Integral circuits thermal test method environmental conditions, natural convection, and

JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.

4. Do not exceed power dissipation (P<sub>D</sub>) under any circumstances.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Characteristics	Min	Max	Unit
V <sub>BS</sub>	High-Side Floating Supply Voltage	10	20	V
VS	High–Side Floating Supply Offset Voltage (DC) @ VBS = 15 V	-11	600	V
V <sub>HO</sub>	High-Side Output Voltage	VS	VB	V
V <sub>IN</sub>	Logic Input Voltage	GND	V <sub>DD</sub>	V
V <sub>DD</sub>	Supply Voltage	10	20	V
T <sub>PULSE</sub>	Minimum Input Pulse Width	80	-	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<b>ELECTRICAL CHARACTERISTICS</b> ( $V_{BIAS}$ ( $V_{DD}$ , $V_{BS}$ ) = 15 V, -40°C $\leq T_A \leq 125$ °C, unless otherwise specified. The $V_{IN}$ and $I_{IN}$
parameters are referenced to GND. The V <sub>O</sub> and I <sub>O</sub> parameters are relative to V <sub>S</sub> and are applicable to the respective output HO)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
POWER S	UPPLY SECTION					
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> Supply Current	V <sub>IN</sub> = 0 V or 5 V	_	85	200	μA
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	C <sub>LOAD</sub> = 1 nF, f <sub>IN</sub> = 20 kHz	_	105	170	μA
BOOTSTR	APPED SUPPLY SECTION					
V <sub>BSUV+</sub>	V <sub>BS</sub> Supply Under–Voltage Positive–Going Threshold Voltage	V <sub>BS</sub> = Sweep	8.4	9.4	10.1	V
V <sub>BSUV-</sub>	V <sub>BS</sub> Supply Under–Voltage Negative–Going Threshold Voltage	V <sub>BS</sub> = Sweep	7.7	8.7	9.3	V
V <sub>BSHYS</sub>	V <sub>BS</sub> Supply UVLO Hysteresis Voltage	V <sub>BS</sub> = Sweep	_	0.7	-	V
I <sub>LK</sub>	Offset Supply Leakage Current	$V_{\rm B} = V_{\rm S} = 600 \ {\rm V}$	_	-	50	μA
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>IN</sub> = 0 V or 5 V	_	43	95	μA
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	C <sub>LOAD</sub> = 1 nF, f <sub>IN</sub> = 20 kHz	_	620	1200	μA
INPUT LO	GIC SECTION (IN)					
VIH	Logic "1" Input Voltage		1.8	-	-	V
VIL	Logic "0" Input Voltage			-	0.8	V
VINHYS	Logic Input Hysteresis Voltage		-	0.5	-	V
I <sub>IN+</sub>	Logic Input High Bias Current	V <sub>IN</sub> = 5 V	_	45	100	μA
I <sub>IN-</sub>	Logic Input Low Bias Current	V <sub>IN</sub> = 0 V	-	-	2	μA
R <sub>IN</sub>	Input Pull-down Resistance		30	105	-	kΩ
GATE DRI	VER OUTPUT SECTION (HO)					
V <sub>OH</sub>	High Level Output Voltage (V <sub>BIAS</sub> – V <sub>O</sub> )	No Load	-	-	35	mV
V <sub>OL</sub>	Low Level Output Voltage	No Load	-	-	35	mV
I <sub>O+</sub>	Output High, Short-Circuit Pulsed Current (Note 5)	$V_{HO}$ = 0 V, $V_{IN}$ = 5 V, PW $\leq$ 10 $\mu s$	2.5	4.0	-	A
I <sub>O-</sub>	Output Low, Short–Circuit Pulsed Current (Note 5)	$V_{HO}$ = 15 V, $V_{IN}$ = 0 V, PW $\leq$ 10 $\mu s$	2.5	4.0	-	A
VS	Allowable Negative V <sub>S</sub> Pin Voltage for IN Signal Propagation to HO		-	-	11	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. These parameters guaranteed by design.

#### $\textbf{DYNAMIC ELECTRICAL CHARACTERISTICS} (V_{BIAS} (V_{DD}, V_{BS}) = 15 \text{ V}, \text{ } \text{V}_{\text{S}} = \text{GND} = 0 \text{ V}, \text{ } \text{C}_{\text{L}} = 1000 \text{ pF}, \text{ and } -40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}\text{C}, \text{ } \text{C}_{\text{C}} = 1000 \text{ pF}, \text{ } \text{C}_{\text{C}} = 1000 \text{ pF}, \text{ } \text{C}_{\text{C}} = 1000 \text{ pF}, \text{ } \text{C}_{\text{C}} = 125^{\circ}\text{C}, \text{ } \text{C}_{\text{C}} = 1000 \text{ pF}, \text{ } \text{C}_{\text{C}} = 1000$ unless otherwise specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>ON</sub>	Turn–On Propagation Delay	$V_{S} = 0 V$	-	48	100	ns
t <sub>OFF</sub>	Turn–Off Propagation Delay	$V_{S} = 0 V$	-	46	95	ns
t <sub>R</sub>	Turn–On Rise Time		-	11	18	ns
t <sub>F</sub>	Turn–Off Fall Time		-	12	19	ns

#### **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 9. Operating V<sub>BS</sub> Supply Current vs. Temperature

Temperature


#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)




#### TYPICAL PERFORMANCE CHARACTERISTICS (continued)

I<sub>0</sub>- (A)

6








Figure 17. Output Low, Short–Circuit Pulsed Current vs. Temperature





Figure 18. Output High, Short–Circuit Pulsed Current vs. Supply Voltage








Figure 19. Output Low, Short–Circuit Pulsed Current vs. Supply Voltage





#### SWITCHING TIME DEFINITIONS




Figure 22. Switching Time Test Circuit (Referenced 8–SOIC)





Figure 23. Switching Time Waveform Definitions

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION: SOIC-8 NB PAGE 1 OF 2							
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.						

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	DCUMENT NUMBER: 98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repositor   Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2			

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative