2A Very Low Ron Switches at Low Vin Voltage

The NCP439 is a very low Ron MOSFET controlled by external logic pin, allowing optimization of battery life, and portable device autonomy.

This load switch is a best in class in term of $R_{DS(on)}$ optimization at low V_{IN} voltage.

Due to a current consumption optimization with PMOS structure, leakage currents are eliminated by isolating connected IC's on the battery when not used.

Output discharge path is also embedded to eliminate residual voltages on the output.

Proposed in wide input voltage range from 1.0 V to 3.6 V, and a very small 0.96 x 0.96 mm WLCSP4, 0.5 mm pitch.

Features

- 1 V 3.6 V Operating Range
- 37 m Ω P MOSFET at 1.8 V
- DC Current Up to 2 A
- Output Auto-Discharge
- Active High EN Pin
- WLCSP4 0.96 x 0.96 mm
- This is a Pb–Free Device

Typical Applications

- Mobile Phones
- Tablets
- Digital Cameras
- GPS
- Portable Devices



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM






AY = Specific Device Code
A = Assembly Location
Y = Year

Y = Year W = Wafer Lot

PIN DIAGRAM



(Top View)

ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.




Figure 1. Typical Application Circuit

PIN FUNCTION DESCRIPTION

Pin Name	Pin Number	Туре	Description	
IN	A2	POWER	Load–switch input voltage; connect a 0.1 μF or greater ceramic capacitor from IN to GND as close as possible to the IC.	
GND	B1	POWER	Ground connection.	
EN	B2	INPUT	Enable input, logic high turns on power switch.	
OUT	A1	OUTPUT	Load–switch output; connect a 0.1 μF ceramic capacitor from OUT to GND as close as possible to the IC is recommended.	

BLOCK DIAGRAM




Figure 2. Block Diagram

MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V _{EN,} V _{IN,} V _{OUT}	IN, OUT, EN, Pins	-0.3 to + 4.0	V
V _{IN,} V _{OUT}	From IN to OUT Pins: Input/Output	0 to + 4.0	V
ESD HBM	Human Body Model (HBM) ESD Rating are (Notes 1 and 2)	2500	V
ESD MM	Machine Model (MM) ESD Rating are (Notes 1 and 2)	250	V
ESD CDM	Charge Device Model (CDM) ESD Rating are (Notes 1 and 2)	2000	V
LU	Latch-up protection (Note 3) - Pins IN, OUT, EN	100	mA
T _J	Maximum Junction Temperature	-40 to + 125	°C
T _{STG}	Storage Temperature Range	-40 to + 150	°C
MSL	Moisture Sensitivity (Note 4)	Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. According to JEDEC standard JESD22-A108.
- According to 3EDEC standard 3EGD22—ATOO.
 This device series contains ESD protection and passes the following tests:
 Human Body Model (HBM) ±2.5 kV per JEDEC standard: JESD22—A114 for all pins.
 Machine Model (MM) ±250 V per JEDEC standard: JESD22–A115 for all pins. Charge Device Model (CDM) ±2.0 kV per JEDEC standard: JESD22–C101 for all pins.
- Latch up Current Maximum Rating: ±100 mA per JEDEC standard: JESD78 class II.
 Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

OPERATING CONDITIONS

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{IN}	Operational Power Supply			1.0		3.6	V
V_{EN}	Enable Voltage		0		3.6		
T _A	Ambient Temperature Range			-40	25	+ 85	°C
C _{IN}	Decoupling input capacitor		0.1			μF	
C _{OUT}	Decoupling output capacitor		0.1			μF	
$R_{\theta JA}$	Thermal Resistance Junction to Air	WLCSP package (Note 5)			100		°C/W
l _{OUT}	Maximum DC current					2	Α
P_{D}	Power Dissipation Rating (Note 6)	$T_A \le 25^{\circ}C$	WLCSP package		0.5		W
		T _A = 85°C	WLCSP package		0.2		1

- 5. The $R_{\theta,JA}$ is dependent of the PCB heat dissipation and thermal via.
- 6. The maximum power dissipation (P_D) is given by the following formula:

$$P_D = \frac{T_{JMAX} - T_A}{R_{\theta JA}}$$

ELECTRICAL CHARACTERISTICS Min and Max Limits apply for T_A between $-40^{\circ}C$ to $+85^{\circ}C$ for V_{IN} between 1.0 V to 3.6 V (Unless otherwise noted). Typical values are referenced to T_A = $+25^{\circ}C$ and V_{IN} = 3.3 V (Unless otherwise noted).

Symbol	Parameter		Conditions		Тур	Max	Unit
POWER S	WITCH			•	•		•
		V _{IN} = 3.6 V	T _A = 25°C		27	34	
			T _J = 125°C			38	mΩ
		V _{IN} = 3.3 V	T _A = 25°C		28	35	
			T _J = 125°C			40	
		V _{IN} = 2.5 V	T _A = 25°C		31	39	
R _{DS(on)}	Static drain–source on–state resistance		T _J = 125°C			45	
		V _{IN} = 1.8 V	T _A = 25°C		37	45	
			T _J = 125°C			52	
		V _{IN} = 1.2 V	T _A = 25°C		54	70	
			T _J = 125°C			76	
		V _{IN} = 1.0 V	T _A = 25°C		73	95	
R _{DIS}	Output discharge path	EN = low	V _{IN} = 3.3 V	55	67	95	Ω
TIMINGS							
T _R	Output rise time	V _{IN} = 3.3 V	$\begin{array}{c} C_{LOAD} = 1~\mu\text{F}, \\ R_{LOAD} = 25~\Omega~\text{From 10\%} \\ \text{to 90\% of V}_{OUT} \end{array}$	40	75	160	μs
T _F	Output fall time		C_{LOAD} = 1 μ F, R_{LOAD} = 25 Ω (Note 7)	10	50	80	μS
T _{dis}	Disable time	VIN = 0.0 V	From EN vil to 90% V _{OUT}		8.7		μS
T _{on}	Gate turn on	1	Enable time + Output rise time	70	166	280	μS
T _{en}	Enable time	1	From EN low to high to V _{OUT} = 10% of fully on	30	66	120	μS
LOGIC PIN	l	•		•		-	
V _{IH}	High-level input voltage	V _{IN} = 3.3 V		0.90			V
V _{IL}	Low-level input voltage	V _{IN} = 3.3 V				0.5	V
QUIESCEN	IT CURRENT	•		•		-	
IQ	Current conquestion	V _{IN} = 3.3 V, EN = low, No load			0.02	1	
	Current consumption	V _{IN} = 3.3 V, EN = high, No load			1.6	4	- μΑ

Parameters are guaranteed for C_{LOAD} and R_{LOAD} connected to the OUT pin with respect to the ground
 Guaranteed by design and characterization, not production tested.

TIMINGS




Figure 3. Enable, Rise and fall time

TYPICAL CHARACTERISTICS




Figure 4. $R_{DS(on)}$ (m Ω) vs V_{IN} (V), No Load




Figure 5. $R_{DS(on)} \, (\text{m}\Omega)$ vs $\text{V}_{\text{IN}} \, (\text{V})$ In Temperature (°C), No Load




Figure 6. Quiescent Current (μA) vs V_{IN} (V), In Temperature




Figure 7. Standby Current (μA) vs V_{IN} (V), In Temperature




Figure 8. Enable Logic Threshold vs V_{IN}

FUNCTIONAL DESCRIPTION

Overview

The NCP439 is high side P channel MOSFET power distribution switch designed to isolate ICs connected on the battery in order to save energy. The part can be turned on, with a range of battery from 1.0 V to 3.6 V.

Enable input

Enable pin is an active high. The path is opened when EN pin is tied low (disable), forcing P MOS switch off.

The IN/OUT path is activated with a minimum of V_{IN} of 1.0 V and EN forced to high level.

Auto Discharge

N-MOSFET is placed between the output pin and GND, in order to discharge the application capacitor connected on OUT pin.

The auto-discharge is activated when EN pin is set to low level (disable state).

The discharge path (Pull down NMOS) stays activated as long as EN pin is set at low level and $V_{\rm IN}$ > 1.0 V.

In order to limit the current across the internal discharge N–MOSFET, the typical value is set at 65 Ω .

C_{IN} and C_{OUT} Capacitors

IN and OUT, 100 nF, at least, capacitors must be placed as close as possible the part for stability improvement.

APPLICATION INFORMATION

 T_{J}

Power Dissipation

Main contributor in term of junction temperature is the power dissipation of the power MOSFET. Assuming this, the power dissipation and the junction temperature in normal mode can be calculated with the following equations:

$$P_{D} = R_{DS(on)} \times (I_{OUT})^{2}$$

 P_D = Power dissipation (W)

 $R_{DS(on)}$ = Power MOSFET on resistance (Ω)

 I_{OUT} = Output current (A)

$$T_J = P_D \times R_{\theta JA} + T_A$$

= Junction temperature (°C)

 $R_{\theta JA}$ = Package thermal resistance (°C/W)

 T_A = Ambient temperature (°C)

PCB Recommendations

The NCP439 integrates an up to 2 A rated PMOS FET, and the PCB design rules must be respected to properly evacuate the heat out of the silicon. By increasing PCB area, especially around IN and OUT pins, the $R_{\theta JA}$ of the package can be decreased, allowing higher power dissipation.




Figure 9. Routing Example 1 oz, 2 Layers, 100°C/W




Figure 10. Routing Example 2 oz, 4 Layers, 60°C/W

ORDERING INFORMATION

Device	Auto Discharge	Marking	Package	Shipping [†]
NCP439FCT2G	Yes	AY	WLCSP 0.96 x 0.96 mm (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PIN A1

○ 0.05 C

REFERENCE






WLCSP4 0.96x0.96x0.609 CASE 567FG **ISSUE A**

В


DATE 01 JUL 2022




- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS
- COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.




DIM	MILLIMETERS				
וווע	MIN.	N□M.	MAX.		
А	0.554	0.609	0.664		
A1	0.219	0.249	0.279		
A2	0.335	0.360	0.385		
b	0.282	0.312	0.342		
D		0.96 BS	0		
Е	0.96 BSC				
е		0.50 BS0	2		



For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





GENERIC MARKING DIAGRAM*

BOTTOM VIEW

XXX **AYW**

XXX = Specific Device Code Α = Assembly Location = Year

W = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER: 98AON79917E		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WLCSP4 0.96x0.96x0.609		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative