onsemi

1/2.7-inch 2.1 Mp/Full HD Digital Image Sensor

AR0237AT

The AR0237AT from **onsemi** is a 1/2.7-inch CMOS digital image sensor with an active-pixel array of 1928 (H) \times 1088 (V). It captures images in either linear or high dynamic range modes, with a rolling-shutter readout. It includes sophisticated camera functions such as in-pixel binning, windowing and both video and single frame modes. It is designed for both low light and high dynamic range scene performance. It is programmable through a simple two-wire serial interface. The AR0237AT produces extraordinarily clear, sharp digital pictures, and its ability to capture both continuous video and single frames makes it the perfect choice for a wide range of applications, including surveillance and HD video.

Parameter	Value
Optical Format	1/2.7–inch (6.6 mm)
Active Pixels	1928 (H) × 1088 (V) (16:9 Mode)
Pixel Size	3.0 μm × 3.0 μm
Color Filter Array	RGB
Shutter Type	Electronic Rolling Shutter and GRR
Input Clock Range	6–48 MHz
Output Clock Maximum	148.5 Mp/s (4-lane HiSPi) 74.25 Mp/s (Parallel)
Output Serial Parallel	HiSPi 10–, 12–, 14–, 16–, or 20–bit 10–, 12–bit
Frame Rate 1080p	60 fps Linear HiSPi 30 fps Linear Parallel 30 fps Line Interleaved HiSPi 15 fps Line Interleaved Parallel
Responsivity	4.0 V/lux-sec
SNR _{MAX}	41 dB
Max Dynamic Range	Up to 96 dB
Supply Voltage I/O Digital Analog HiSPi	1.8 or 2.8 V 1.8 V 2.8 V 0.3–0.6 V (SLVS), 1.7–1.9 V (HiV _{CM})
Power Consumption (Typical)	< 300 mW Line Interleaved 1080p30 < 190 mW 1080p30 Linear Mode
Operating Temperature	-40°C to +105°C Ambient
Package Options	10 × 10 mm 80-pin iBGA

Table 1. KEY PERFORMANCE PARAMETERS



IBGA80 CASE 503BA

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

Features

- Superior Low-light Performance
- Latest 3.0 µm pixel with onsemi DR-Pix[™] Technology with Dual Conversion Gain
- Full HD Support at Up to 1080p 60 fps for Superior Video Performance
- Linear or High Dynamic Range Capture
- Supports Line Interleaved T1/T2 Readout to Enable HDR Processing in ISP Chip
- Support for External Mechanical Shutter
- On-chip Phase-locked Loop (PLL) Oscillator
- Integrated Position-based Color and Lens Shading Correction
- Slave Mode for Precise Frame-rate Control
- Stereo/3D Camera Support
- Statistics Engine
- Data Interfaces: Four-lane Serial Highspeed Pixel Interface (HiSPi) Differential Signaling (SLVS and HiV_{CM}), or Parallel
- Auto Black Level Calibration
- High-speed Configurable Context Switching
- Temperature Sensor

Applications

- Automotive Surround View
- Automotive Scene Viewing, Including DVR
- High Dynamic Range Imaging

Table 2. ORDERING INFORMATION

Part Number Product Description		Orderable Product Attribute Description	Package
AR0237ATSC12XUEA0-DPBR	R RGB, 12° CRA, iBGA Dry Pack with Protective Film, Double Side BBAR Glass		
AR0237ATSC12XUEA0-DRBR RGB, 12° CRA, iBGA		Dry Pack without Protective Film, Double Side BBAR Glass	iBGA80
AR0237ATSC12XUEA0-GEVB	R0237ATSC12XUEA0-GEVB RGB, 12° CRA, iBGA Demo3 Headboard		(Pb-Free)
AR0237ATSC12XUEA0-GEVK	RGB, 12° CRA, iBGA	Demo3 Headboard with Demo3 Kit	

See the **onsemi** Device Nomenclature document (<u>TND310/D</u>) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at <u>www.onsemi.com</u>.

GENERAL DESCRIPTION

The AR0237AT from **onsemi** can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a 1080p-resolution image at 60 frames per second (fps) through the HiSPi port. In linear mode, it outputs 12-bit or 10-bit A-Law compressed raw data, using either the parallel or serial (HiSPi) output ports. In high dynamic range mode, it outputs two exposure values that the ISP will combine into an HDR image. The device may be operated in video (master) mode or in single frame trigger mode.

FRAME_VALID and LINE_VALID signals are output on dedicated pins, along with a synchronized pixel clock in parallel mode.

The AR0237AT includes additional features to allow application-specific tuning: windowing and offset, auto black level correction, and on-board temperature sensor. Optional register information and histogram statistic information can be embedded in the first and last 2 lines of the image frame.

The AR0237AT is designed to operate over a wide temperature range of -40° C to $+105^{\circ}$ C ambient.

FUNCTIONAL OVERVIEW

The AR0237AT is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can be optionally enabled to generate all internal clocks from a single master input clock running between 6 and 48 MHz. The maximum output pixel rate is 148.5 Mp/s, corresponding to a clock rate of 74.25 MHz. Figure 1 shows a block diagram of the sensor configured in linear mode, and in HDR mode.





Figure 1. Block Diagram of AR0237AT

User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 2.1 Mp Active-Pixel Sensor array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and reading that row, the pixels in the row integrate incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been read, the data from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analog-to-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain). The sensor also offers a high dynamic range mode of operation where two images and taken using different exposures. These images are output in from the sensor and the ISP must combine them into one high dynamic range image.


TYPICAL CONFIGURATIONS



Notes:

- 1. All power supplies must be adequately decoupled.
- 2. **onsemi** recommends a resistor value of 1.5 k Ω , but a greater value may be used for slower two-wire speed.
- 3. The parallel interface output pads can be left unconnected if the serial output interface is used.
- 4. onsemi recommends that 0.1 μF and 10 μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0237AT demo headboard schematics for circuit recommendations.
- onsemi recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 6. I/O signals voltage must be configured to match V_{DD}IO voltage to minimize any leakage currents.

Figure 2. Serial 4-lane HiSPi Interface



Notes:

- 1. All power supplies must be adequately decoupled.
- 2. **onsemi** recommends a resistor value of 1.5 k Ω , but a greater value may be used for slower two-wire speed.
- 3. The serial interface output pads can be left unconnected if the parallel output interface is used.
- 4. onsemi recommends that 0.1 μF and 10 μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on the layout and design considerations. Refer to the AR0237AT demo headboard schematics for circuit recommendations.
- 5. **onsemi** recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 6. I/O signals voltage must be configured to match V_{DD}_IO voltage to minimize any leakage currents.
- 7. The EXTCLK input is limited to 6–48 MHz.

Figure 3. Parallel Pixel Data Interface

PIN DESCRIPTIONS

	1	2	3	4	5	6	7	8	9
A		, , , , , , , , , , , , , , , , , , ,	, / - ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	/ - ``` SLVSC_PI	, / - ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	, , , , , , , , , , , , , , , , , , ,		, / - ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	
в	, / - ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` ` `	(SLVS0_N)	(SLVS1_N)	(SLVSC_N)	(SLVS2_N)	(SLVS3_N)	I D _{GND} I	D _{GND}	
с	, , , , , , , , , , , , , , , , , ,	I A _{GND} I		V _{DD} I SLVS	V _{DD}				I Reserved I
D	, V _{DD} I	I D _{GND} I			I S _{ADDR} I	(TRIGGER)	I D _{GND} I	I A _{GND} I	
E	, , , , , , , , , , , , , , , , , , ,	I D _{GND} I	I S _{DATA} I	, FLASH)	(FRAME)	I S _{CLK} I	I D _{GND} I	I A _{GND} I	I V _{AA} _PIX I
F	, V _{DD} ,	D _{GND}	(D _{OUT} 11)	, D _{OUT} 10	, D _{OUT} 9	LINE_	Reserved I	A _{GND}	
G	I V _{AA} I	I A _{GND} I	(D _{GND})	, D _{OUT} 8	, D _{OUT} 7	(D _{OUT} 6)	I D _{GND} I	D _{GND}	V _{DD} _IO I
н	, · · · · · · · · · · · · · · · · · · ·	D _{GND}	, D _{GND} I	, ````````````````````````````````````	, , , , , , , , , , , , , , , , , , ,	(D _{OUT} 3)	RESET_) BAR)	TEST	
J	,´`` `´	, ````````````````````````````````````	, ````````````````````````````````````	, ````````````````````````````````````	, , , , , , , , , , , , , , , , , , ,	D _{GND}	,´ 、、 (V _{DD} _IO) `` ´´	,´ `、 ! OE_BAR ! ``´	

Top View (Ball Down)

Name	iBGA Pin	Туре	Description
SLVS0_P	A2	Output	HiSPi serial data, lane 0, differential P
SLVS1_P	A3	Output	HiSPi serial data, lane 1, differential P
SLVSC_P	A4	Output	HiSPi serial DDR clock differential P
SLVS2_P	A5	Output	HiSPi serial data, lane 2, differential P
SLVS3_P	A6	Output HiSPi serial data, lane 3, differential P	
V _{DD} _PLL	B1	Power	PLL power
SLVS0_N	B2	Output	HiSPi serial data, lane 0, differential N
SLVS1_N	B3	Output	HiSPi serial data, lane 1, differential N

Table 3. PIN DESCRIPTIONS, 80-BALL IBGA

Table 3. PIN DESCRIPTIONS, 80-BALL IBGA (continued)

Name	iBGA Pin	Туре	Description
SLVSC_N	B4	Output	HiSPi serial DDR clock differential N
SLVS2_N	B5	Output	HiSPi serial data, lane 2, differential N
SLVS3_N	B6	Output	HiSPi serial data, lane 3, differential N
SHUTTER	В9	Output	Control for external mechanical shutter. Can be left floating if not used
V _{AA}	C1, G1, D9, F9	Power	Analog power
A _{GND}	C2, G2, D8, E8, F8	Power	Analog ground
V _{DD} _SLVS	C4	Power	SLVS power 0.4 V/1.8 V depending on how R0x306E[9] is set. 0 = 0.4 V; 1 = 1.8 V
V _{DD}	C5, J5, A9, H9, A7, D1, F1	Power	Digital power
Reserved	C9, F7		
D _{GND}	B7, C7, D7, E7, G7, B8, C8, G8, D2, E2, F2, H2, C3, G3, H3, C6, J6	Power	Digital ground
EXTCLK	D3	Input	External input clock
PIXCLK	D4	Output	Pixel clock out. D _{OUT} is valid on rising edge of this clock
S _{ADDR}	D5	Input	Two-wire Serial address select. 0: 0x20. 1: 0x30
TRIGGER	D6	Input	Exposure synchronization input
V _{AA} _PIX	E9	Power	Pixel power
V _{DD} _IO	E1, H1, J2, J7, A8, G9, J9	Power	I/O supply power
S _{DATA}	E3	I/O	Two-wire Serial data I/O
FLASH	E4	Output	Flash control output
FRAME_VALID	E5	Output	Asserted when D _{OUT} frame data is valid
S _{CLK}	E6	Input	Two-wire Serial clock input
D _{OUT} 11	F3	Output	Parallel pixel data output (MSB)
D _{OUT} 10	F4	Output	Parallel pixel data output
D _{OUT} 9	F5	Output	Parallel pixel data output
LINE_VALID	F6	Output	Asserted when D _{OUT} line data is valid
D _{OUT} 8	G4	Output	Parallel pixel data output
D _{OUT} 7	G5	Output	Parallel pixel data output
D _{OUT} 6	G6	Output	Parallel pixel data output
D _{OUT} 5	H4	Output	Parallel pixel data output
D _{OUT} 4	H5	Output	Parallel pixel data output
D _{OUT} 3	H6	Output	Parallel pixel data output
RESET_BAR	H7	Input	Asynchronous reset (active LOW). All settings are restored to factory default
TEST	H8	Input	Manufacturing test enable pin (connect to D _{GND})
D _{OUT} 2	J1	Output	Parallel pixel data output
D _{OUT} 1	J3	Output	Parallel pixel data output
D _{OUT} 0	J4	Output	Parallel pixel data output (LSB)
OE_BAR	J8	Input	Output enable (active LOW)

PIXEL DATA FORMAT

Pixel Array Structure

While the sensor's format is 1928×1088 , additional active columns and active rows are included for use when horizontal or vertical mirrored readout is enabled, to allow

readout to start on the same pixel. The pixel adjustment is always performed for monochrome or color versions. The active area is surrounded with optically transparent dummy pixels to improve image uniformity within the active area. Not all dummy pixels or barrier pixels can be read out.




Figure 6. Pixel Color Pattern Detail (RGB) (Top Right Corner)

Default Readout Order

By convention, the sensor core pixel array is shown with pixel (0,0) in the top right corner (see Figure 6). This reflects the actual layout of the array on the die. Also, the first pixel data read out of the sensor in default condition is that of pixel (10, 14). When the sensor is imaging, the active surface of the sensor faces the scene as shown in Figure 7. When the image is read out of the sensor, it is read one row at a time, with the rows and columns sequenced as shown in Figure 7.




Figure 7. Imaging a Scene

FEATURES OVERVIEW

For a complete description, recommendations, and usage guidelines for product features, refer to the AR0237AT Developer Guide.

3.0 μm Dual Conversion Gain Pixel

To improve the low light performance and keep the high dynamic range, a large $(3.0 \,\mu\text{m})$ dual conversion gain pixel is implemented for better image optimization. With a dual conversion gain pixel, the conversion gain of the pixel may be dynamically changed to better adapt the pixel response based on dynamic range of the scene.

HDR

By default, the sensor powers up in Linear Mode. One can change to HDR Mode. The HDR scheme used is multi–exposure HDR. This allows the sensor to handle up to 96 dB of dynamic range. In HDR mode, the sensor sequentially captures two exposures by maintaining two separate read and reset pointers that are interleaved within the rolling shutter readout. The exposure ratio may be set to $4\times$, $8\times$, $16\times$, or $32\times$ Sensor also provides flexibility to choose any exposure ratio by setting number of t_2 exposure rows independent of the t1 exposure. The data will be output as line interleaved data as described in the T1/T2 Line Interleaved Mode section. There is also an option to output either T1 only or T2 only.

Resolution

The active array supports a maximum of 1928×1088 pixels to support 1080p resolution. Utilizing a 3.0um pixel will result in an optical format of 1/2.7–inch (approximately 6.6 mm diagonal).

Frame Rate

At full (1080p) resolution, the AR0237AT is capable of running up to 60 fps in linear mode and 30 fps in line interleaved mode.

Image Acquisition Mode

The AR0237AT supports two image acquisition modes:

• Electronic Rolling Shutter (ERS) Mode:

This is the normal mode of operation. When the AR0237AT is streaming, it generates frames at a fixed rate, and each frame is integrated (exposed) using the ERS. When ERS mode is in use, timing and control logic within the sensor sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and subsequently reading that row, the pixels in the row integrate incident light. The integration (exposure) time is controlled by varying the time between row reset and row readout. For each row in a frame, the time between row reset and row readout is the same, leading to a uniform integration time across the frame. When the integration time is changed (by using the two-wire serial interface to change register settings), the timing and control logic controls the transition from old to new integration time in such a way that the stream of output frames from the AR0237AT switches cleanly from the old integration time to the new while only generating frames with uniform integration. See "Changes to Integration Time" in the AR0237AT Register Reference.

• Global Reset Mode:

This mode can be used to acquire a single image at the current resolution. In this mode, the end point of the pixel integration time is controlled by an external electromechanical shutter, and the AR0237AT provides control signals to interface to that shutter. The benefit of using an external electromechanical shutter is that it eliminates the visual artifacts associated with ERS operation. Visual artifacts arise in ERS operation, particularly at low frame rates, because an ERS image effectively integrates each row of the pixel array at a different point in time.

Embedded Data and Statistics

The AR0237AT has the capability to output image data and statistics embedded within the frame timing. There are two types of information embedded within the frame readout.

- Embedded Data: If enabled, these are displayed on the two rows immediately before the first active pixel row is displayed.
- Embedded Statistics: If enabled, these are displayed on the two rows immediately after the last active pixel row is displayed.

Multi-Camera Synchronization

The AR0237AT supports advanced line synchronization controls for multi-camera (stereo) support.

Slave Mode

The slave mode feature of the AR0237AT supports triggering the start of a frame readout from an input signal that is supplied from an external ASIC. The slave mode signal allows for precise control of frame rate and register change updates.

Context Switching and Register Updates

The user has the option of using the highly configurable context memory, or a simplified implementation in which only a subset of registers is available for switching. The AR0237AT supports a highly configurable context switching RAM of size 256×16 . Within this Context Memory, changes to any register may be stored. The register set for each context must be the same, but the number of contexts and registers per context are limited only by the size of the context memory.

Alternatively, the user may switch between two predefined register sets A and B by writing to a context switch change bit. When the context switch is configured to context A the sensor will reference the context A registers.

If the context switch is changed from A to B during the readout of frame n, the sensor will then reference the context B coarse_integration_time registers in frame n+1 and all other context B registers at the beginning of reading

frame n+2. The sensor will show the same behavior when changing from context B to context A. The registers listed in Table 4 are context–switchable:

Table 4. LIST OF CONFIGURABLE RESISTORS FOR CONTEXT A AND CONTEXT	В
---	---

Context A Register Description	Context B Register Description
coarse_integration_time	coarse_integration_time_cb
line_length_pck	line_length_pck_cb
frame_length_lines	frame_length_lines_cb
row_bin	row_bin_cb
col_bin	col_bin_cb
fine_gain	fine_gain_cb
coarse_gain	coarse_gain_cb
coarse_integration_time2	coarse_integration_time2_cb
dcg_manual_set	dcg_manual_set_cb
dcg_manual_set_t1	dcg_manual_set_t1_cb
bypass_pix_comb	bypass_pix_cb
coarse_gain_t1	coarse_gain_t1_cb
fine_gain_t1	fine_gain_t1_cb
x_addr_start	x_addr_start_cb
y_addr_start	y_addr_start_cb
x_addr_end	x_addr_end_cb
y_addr_end	y_addr_end_cb
y_odd_inc	y_odd_inc_cb
x_odd_inc	x_odd_inc_cb
green1_gain	green1_gain_cb
blue_gain	blue_gain_cb
red_gain	red_gain_cb
green2_gain	green2_gain_cb
global_gain	global_gain_cb
operation_mode_ctrl	operation_mode_ctrl_cb
bypass_pix_comb	bypass_pix_comb_cb

Analog/Digital Gains

A programmable analog gain of $1.0 \times$ to $16 \times$ (linear and HDR) applied simultaneously to all color channels will be featured along with a digital gain of $1 \times$ to $16 \times$ that may be configured on a per color channel basis. Analog gain can be applied per exposure in line interleaved mode.

Skipping/Binning Modes

The AR0237AT supports subsampling. Subsampling allows the sensor to read out a smaller set of active pixels by either skipping, binning, or summing pixels within the readout window. Horizontal binning is achieved in the digital readout. The sensor will sample the combined $2\times$

adjacent pixels within the same color plane. Vertical row binning is applied in the pixel readout. Row binning can be configured as $2\times$ rows within the same color plane. Pixel skipping can be configured up to $2\times$ in both the x-direction and y-direction. Skipping pixels in the x-direction will not reduce the row time. Skipping pixels in the y direction will reduce the number of rows from the sensor effectively reducing the frame time. Skipping will introduce image artifacts from aliasing.

The AR0237AT supports row wise vertical binning. Row wise vertical summing is only supported in monochrome sensors.

Clocking Options

The sensor contains a phase–locked loop (PLL) that is used for timing generation and control. The required VCO clock frequency is attained through the use of a pre–PLL clock divider followed by a multiplier. The PLL multiplier should be an even integer. If an odd integer (M) is programmed, the PLL will default to the lower (M–1) value to maintain an even multiplier value. The multiplier is followed by a set of dividers used to generate the output clocks required for the sensor array, the pixel analog and digital readout paths, and the output parallel and serial interfaces. Use of the PLL is required when using the HiSPi interface.

Temperature Sensor

The AR0237AT sensor has a built-in PTAT-based temperature sensor, accessible through registers, that is capable of measuring die junction temperature. The value read out from the temperature sensor register is an ADC output value that needs to be converted downstream to a final temperature value in degrees Celsius. Since the PTAT device characteristic response is quite linear in the temperature range of operation required, a simple linear function can be used to convert the ADC output value to the final temperature in degrees Celsius.

A single reference point will be made available via register read as well as a slope for back-calculating the junction temperature value. An error of $\pm 5\%$ or better over the full specified operating range of the sensor is to be expected.

Silicon/Firmware/Sequencer Revision Information

A revision register will be provided to read out (via I²C) silicon and sequencer/OTPM revision information. This will be helpful to distinguish among different lots of material if there are future OTPM or sequencer revisions.

Lens Shading Correction

The latest lens shading correction algorithm will be included for potential low Z height applications.

Compression

When the AR0237AT is configured for linear mode operation, the sensor can optionally compress 12-bit data to 10-bit using A-law compression. The A-law compression is disabled by default.

Packaging

The AR0237AT will be offered in a $10 \times 10 80$ -iBGA package (parallel and HiSPi).

Parallel Interface

The parallel pixel data interface uses these output-only signals:

- FRAME_VALID
- LINE_VALID
- PIXCLK

• D_{OUT}[11:0]

The parallel pixel data interface is disabled by default at power up and after reset. It can be enabled by programming R0x301A. When the parallel pixel data interface is in use, the serial data output signals can be left unconnected.

High Speed Serial Pixel (HiSPi) Interface

The HiSPi interface supports three protocols, Streaming–S, Streaming–SP, and Packetized SP. The streaming protocols conform to a standard video application where each line of active or intra–frame blanking provided by the sensor is transmitted at the same length. The Packetized SP protocol will transmit only the active data ignoring line–to–line and frame–to–frame blanking data.

The HiSPi interface building block is a unidirectional differential serial interface with four data and one double data rate (DDR) clock lanes. One clock for every four serial data lanes is provided for phase alignment across multiple lanes. The AR0237AT supports serial data widths of 10 or 12 bits on one, two, or four lanes. The specification includes a DLL to compensate for differences in group delay for each data lane. The DLL is connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. Once the DLL has gained phase lock, each lane can be delayed in 1/8 unit interval (UI) steps. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design. Delay compensation may be set for clock and/or data lines in the hispi timing register R0x31C0. If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x0000 to reduce jitter, skew, and power dissipation.

Sensor Control Interface

The two-wire serial interface bus enables read/write access to control and status registers within the AR0237AT. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (S_{CLK}) that is an input to the sensor and is used to synchronize transfers.

Data is transferred between the master and the slave on a bidirectional signal (S_{DATA}). S_{DATA} is pulled up to V_{DD} _IO off-chip by a 1.5 k Ω resistor. Either the slave or master device can drive S_{DATA} LOW – the interface protocol determines which device is allowed to drive S_{DATA} at any given time. The two-wire serial interface can run at 100 kHz or 400 kHz.

T1/T2 Line Interleaved Mode

The AR0237AT outputs the T1 and T2 exposures separately, in a line interleaved format. The purpose of this is to enable off chip HDR linear combination and processing. See the AR0237AT Developer Guide for more information.





Figure 8. Quantum Efficiency – RGB Packaged Part




ELECTRICAL SPECIFICATIONS

Unless otherwise stated, the following specifications apply under the following conditions:

$$\begin{split} V_{DD} &= 1.8 \ V - 0.10 / + 0.15; \\ V_{DD} IO &= V_{DD} PLL = V_{AA} = V_{AA} PIX = 2.8 \ V \pm 0.3 \ V; \\ V_{DD} SLVS &= 0.4 \ V - 0.1 / + 0.2; \\ T_A &= -40^{\circ}C \ to + 105^{\circ}C; \\ Output \ load &= 10 \ pF; \\ Frequency &= 74.25 \ MHz; \\ HiSPi \ off. \end{split}$$

Two-Wire Serial Register Interface

The electrical characteristics of the two–wire serial register interface (S_{CLK} , S_{DATA}) are shown in Figure 10 and Table 5.



NOTE: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

Figure 10. Two–Wire Serial Bus Timing Parameters

Table 5. TWO-WIRE SERIAL BUS CHARACTERISTICS

 $(f_{EXTCLK} = 27 \text{ MHz}; \text{ V}_{DD} = 1.8 \text{ V}; \text{ V}_{DD} \text{ IO} = 2.8 \text{ V}; \text{ V}_{AA} = 2.8 \text{ V}; \text{ V}_{AA} \text{ PIX} = 2.8 \text{ V}; \text{ V}_{DD} \text{ PLL} = 2.8 \text{ V}; \text{ T}_{A} = 25^{\circ}\text{C})$

		Standa	ard Mode	Fast	Mode	
Parameter	Symbol	Min	Мах	Min	Мах	Unit
S _{CLK} Clock Frequency	f _{SCL}	0	100	0	400	kHz
Hold Time (Repeated) START Condition. After this Period, the First Clock Pulse is Generated	t _{HD;STA}	4.0	-	0.6	-	μs
LOW Period of the $S_{\mbox{CLK}}$ Clock	t _{LOW}	4.7	-	1.3	-	μs
HIGH Period of the $S_{\mbox{\scriptsize CLK}}$ Clock	t _{HIGH}	4.0	-	0.6	-	μs
Set-up Time for a Repeated START Condition	t _{SU;STA}	4.7	-	0.6	-	μs
Data Hold Time	t _{HD;DAT}	0 (Note 4)	3.45 (Note 5)	0 (Note 6)	0.9 (Note 5)	μs
Data Set-up Time	t _{SU;DAT}	250	-	100 (Note 6)	-	ns
Rise Time of both $S_{\mbox{DATA}}$ and $S_{\mbox{CLK}}$ Signals	t _r	_	1000	20 + 0.1 Cb (Note 7)	300	ns
Fall Time of both $S_{\mbox{DATA}}$ and $S_{\mbox{CLK}}$ Signals	t _f	-	300	20 + 0.1 Cb (Note 7)	300	ns
Set-up Time for STOP Condition	t _{SU;STO}	4.0	-	0.6	-	μs
Bus Free Time between a STOP and START Condition	t _{BUF}	4.7	-	1.3	-	μs
Capacitive Load for each Bus Line	Cb	_	400	_	400	pF
Serial Interface Input Pin Capacitance	CIN_SI	_	3.3	-	3.3	pF

Table 5. TWO-WIRE SERIAL BUS CHARACTERISTICS (continued)

(f_{EXTCLK} = 27 MHz; V_{DD} = 1.8 V; V_{DD}_IO = 2.8 V; V_{AA} = 2.8 V; V_{AA}_PIX = 2.8 V; V_{DD}_PLL = 2.8 V; T_A = 25°C)

		Standar	rd Mode	Fast I	Mode	
Parameter	Symbol	Min	Мах	Min	Max	Unit
S _{DATA} Max Load Capacitance	CLOAD_SD	-	30	-	30	pF
S _{DATA} Pull-up Resistor	RSD	1.5	4.7	1.5	4.7	kΩ

1. This table is based on I²C standard (v2.1 January 2000). Philips Semiconductor.

Two-wire control is I²C-compatible. 2.

3. All values referred to $V_{IHmin} = 0.9 V_{DD}$ and $V_{ILmax} = 0.1 V_{DD}$ levels. Sensor EXCLK = 27 MHz.

All values referred to v_{IHmin} = 0.9 v_{DD} and v_{ILmax} = 0.1 v_{DD} levels. Series LACER - 27 min.2.
A device must internally provide a hold time of at least 300 ns for the S_{DATA} signal to bridge the undefined region of the falling edge of S_{CLK}.
The maximum t_{HD;DAT} has only to be met if the device does not stretch the LOW period (t_{LOW}) of the S_{CLK} signal.
A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement t_{SU;DAT} = 250 ns must then be met.

This will automatically be the case if the device does not stretch the LOW period of the S_{CLK} signal. If such a device does stretch the LOW period of the S_{CLK} signal, it must output the next data bit to the S_{DATA} line t_{r max} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the S_{CLK} line is released.

7. Cb = total capacitance of one bus line in pF.

I/O Timing

By default, the AR0237AT launches pixel data, FV, and LV with the falling edge of PIXCLK. The expectation is that the user captures D_{OUT}[11:0], FV, and LV using the rising edge of PIXCLK.

See Figure 11 below and Table 6 for I/O timing (AC) characteristics.




Figure 11. I/O Timing Diagram

Table 6. I/O TIMING CHARACTERISTICS

(I/O timing characteristics are measured under the following conditions: Temperature is 25°C Ambient; 10 pF Load; 1.8 V I/O Supply Voltage)

Symbol	Definition	Condition	Min	Тур	Max	Unit
f _{EXTCLK1s}	Input Clock Frequency		6	-	48	MHz
t _{EXTCLK1}	Input Clock Period		20.8	-	166	ns
t _R	Input Clock Rise Time		-	3	-	ns
t⊨	Input Clock Fall Time		-	3	-	ns
t _{RP}	Pixclk Rise Time		2	3.5	5	ns
t _{FP}	Pixclk Fall Time		2	3.5	5	ns
	Clock Duty Cycle		45	50	55	%
t _{CP}	EXTCLK to PIXCLK Propagation Delay	Nominal Voltages, PLL Disabled	10	14	18	ns
f _{PIXCLK}	PIXCLK Frequency	Default, Nominal Voltages	6	-	74.25	MHz
t _{PD}	PIXCLK to Data Valid	Default, Nominal Voltages	0	2.5	5	ns

Table 6. I/O TIMING CHARACTERISTICS (continued)

(I/O timing characteristics are measured under the following conditions: Temperature is 25°C Ambient; 10 pF Load; 1.8 V I/O Supply Voltage)

Symbol	Definition	Condition		Тур	Max	Unit
t _{PFH}	PIXCLK to FV HIGH	Default, Nominal Voltages	-2	3	6	ns
t _{PLH}	PIXCLK to LV HIGH	Default, Nominal Voltages	-2	3	6	ns
t _{PFL}	PIXCLK to FV LOW	Default, Nominal Voltages	-2	2.5	6	ns
t _{PLL}	PIXCLK to LV LOW	Default, Nominal Voltages	-2	2.5	6	ns
C _{LOAD}	Output Load Capacitance		—	< 10	-	pF
C _{IN}	Input Pin Capacitance		_	2.5	-	pF

DC Electrical Characteristics

The DC electrical characteristics are shown in the tables below.

Table 7. DC ELECTRICAL CHARACTERISTICS

Symbol	Definition	Condition	Min	Тур	Max	Unit
V _{DD}	Core Digital Voltage		1.7	1.8	1.95	V
V _{DD} IO	I/O Digital Voltage		1.7/2.5	1.8/2.8	1.9/3.1	V
V _{AA}	Analog Voltage		2.5	2.8	3.1	V
V _{AA} _PIX	Pixel Supply Voltage		2.5	2.8	3.1	V
V _{DD} _PLL	PLL Supply Voltage		2.5	2.8	3.1	V
V _{DD} _SLVS	HiSPi Supply Voltage		0.3	0.4	0.6	V
V _{IH}	Input HIGH Voltage		$V_{DD}IO \times 0.7$	-	-	V
V _{IL}	Input LOW Voltage		-	-	$V_{DD}IO \times 0.3$	V
I _{IN}	Input leakage Current	No Pull–up Resistor; $V_{IN} = V_{DD_{-}}IO \text{ or } D_{GND}$	20	-	-	μΑ
V _{OH}	Output HIGH Voltage		V _{DD} _IO - 0.3	-	-	V
V _{OL}	Output LOW Voltage		-	-	0.4	V
I _{OH}	Output HIGH Current	At Specified V _{OH}	-22	-	_	mA
I _{OL}	Output LOW Current	At Specified V _{OL}	_	-	22	mA

Table 8. ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Condition	Min	Max	Unit
V _{DD} _MAX	Core Digital Voltage		-0.3	2.4	V
V _{DD} _IO_MAX	I/O Digital Voltage		-0.3	4	V
V _{AA} _MAX	Analog Voltage		-0.3	4	V
V _{AA} _PIX	Pixel Supply Voltage		-0.3	4	V
V _{DD} _PLL	PLL Supply Voltage		-0.3	4	V
V _{DD} _SLVS_MAX	HiSPi I/O Digital Voltage		-0.3	2.4	V
ts⊤	Storage Temperature		-40	85	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 9. 1080p30 LINEAR 74 MHZ PARALLEL 2.8 V

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = V_{DD} _IO = 2.8 V; V_{DD} = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; Low power mode enabled; $T_A = 25^{\circ}$ C)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p30	I _{DD}	1.8	20	34	50	mA
I/O Digital Operating Current	Streaming 1080p30	I _{DD} _IO	2.8	15	28	50	mA
Analog Operating Current	Streaming 1080p30	I _{AA}	2.8	15	26	50	mA
Pixel Supply Current	Streaming 1080p30	I _{AA} _PIX	2.8	1	3	7	mA
PLL Supply Current	Streaming 1080p30	I _{DD} _PLL	2.8	5.5	6.4	7	mA
	Power	138.2	238.72	409.2	mW		

Table 10. 1080p30 LINEAR 74 MHZ PARALLEL 1.8 V

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; Low power mode enabled; $T_A = 25^{\circ}$ C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p30	I _{DD}	1.8	20	34	50	mA
I/O Digital Operating Current	Streaming 1080p30	I _{DD} _IO	1.8	10	14	30	mA
Analog Operating Current	Streaming 1080p30	I _{AA}	2.8	15	26	50	mA
Pixel Supply Current	Streaming 1080p30	I _{AA} _PIX	2.8	1	3	7	mA
PLL Supply Current	Streaming 1080p30	I _{DD} _PLL	2.8	5.5	6.4	7	mA
			Power	114.2	185.52	323.2	mW

Table 11. 1080p30 LINEAR 74 MHZ HISPI SLVS

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = 1.8 V; V_{DD} _SLVS = 0.4 V; PLL Enabled and PIXCLK = 74.25 MHz; 4–lane HiSPi mode; Low power mode enabled; $T_A = 25^{\circ}$ C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p30	I _{DD}	1.8	25	44	65	mA
Analog Operating Current	Streaming 1080p30	I _{AA}	2.8	15	26	50	mA
Pixel Supply Current	Streaming 1080p30	I _{AA} _PIX	2.8	1	3	7	mA
PLL Supply Current	Streaming 1080p30	I _{DD} _PLL	2.8	6	7.5	8.5	mA
SLVS Supply Current	Streaming 1080p30	I _{DD} _SLVS	0.4	6	9.5	14	mA
			Power	109	185.2	306	mW

Table 12. 1080p30 LINEAR 74 MHZ HISPI HIV_{CM}

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = V_{DD} _SLVS = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; 4–lane HiSPi mode; Low power mode enabled; $T_A = 25^{\circ}$ C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p30	I _{DD}	1.8	25	44	65	mA
Analog Operating Current	Streaming 1080p30	I _{AA}	2.8	15	26	50	mA
Pixel Supply Current	Streaming 1080p30	I _{AA} _PIX	2.8	1	3	7	mA
PLL Supply Current	Streaming 1080p30	I _{DD} _PLL	2.8	6	7.5	8.5	mA
SLVS Supply Current	Streaming 1080p30	I _{DD} _SLVS	1.8	12	20	35	mA
			Power	128.2	217.4	363.4	mW

Table 13. 1080p60 LINEAR 74 MHZ LINEAR SLVS

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = 1.8 V; V_{DD} _SLVS = 0.4 V; PLL Enabled and PIXCLK = 74.25 MHz; 4–lane HiSPi mode; T_A = 25°C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p60	I _{DD}	1.8	50	88	130	mA
Analog Operating Current	Streaming 1080p60	I _{AA}	2.8	20	36	60	mA
Pixel Supply Current	Streaming 1080p60	I _{AA} _PIX	2.8	1	4	8	mA
PLL Supply Current	Streaming 1080p60	I _{DD} _PLL	2.8	7	8.5	9.5	mA
SLVS Supply Current	Streaming 1080p60	I _{DD} _SLVS	0.4	6	9.5	14	mA
	Power	170.8	298	442.6	mW		

Table 14. 1080p60 LINEAR 74 MHZ LINEAR HIV_{CM}

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = 1.8 V; V_{DD} _SLVS = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; 4–lane HiSPi mode; T_A = 25°C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p60	I _{DD}	1.8	50	88	130	mA
Analog Operating Current	Streaming 1080p60	I _{AA}	2.8	20	36	60	mA
Pixel Supply Current	Streaming 1080p60	I _{AA} _PIX	2.8	1	4	8	mA
PLL Supply Current	Streaming 1080p60	I _{DD} PLL	2.8	7	8.5	9.5	mA
SLVS Supply Current	Streaming 1080p60	I _{DD} _SLVS	1.8	12	20	35	mA
			Power	190	330.2	500	mW

Table 15. 1080p30 LINEAR 74 MHZ LINE INTERLEAVED SLVS

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = 1.8 V; V_{DD} _SLVS = 0.4 V; PLL Enabled and PIXCLK = 74.25 MHz; 4–lane HiSPi mode; T_A = 25°C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Мах	Unit
Digital Operating Current	Streaming 1080p30	I _{DD}	1.8	50	88	130	mA
Analog Operating Current	Streaming 1080p30	I _{AA}	2.8	20	36	60	mA
Pixel Supply Current	Streaming 1080p30	I _{AA} _PIX	2.8	1	4	8	mA
PLL Supply Current	Streaming 1080p30	I _{DD} _PLL	2.8	7	8.5	9.5	mA
SLVS Supply Current	Streaming 1080p30	I _{DD} _SLVS	0.4	6	9.5	14	mA
			Power	170.8	298	442.6	mW

Table 16. 1080p30 LINEAR 74 MHZ LINE INTERLEAVED HIV_{CM}

(Operating currents are measured in mA at the following conditions: $V_{AA} = V_{AA}$ _PIX = V_{DD} _PLL = 2.8 V; $V_{DD} = V_{DD}$ _IO = 1.8 V; V_{DD} _SLVS = 1.8 V; PLL Enabled and PIXCLK = 74.25 MHz; 4–lane HiSPi mode; T_A = 25°C Dark Image, 8× Analog Gain, HCG, 20 ms integration time)

Definition	Condition	Symbol	Voltage	Min	Тур	Max	Unit
Digital Operating Current	Streaming 1080p30	I _{DD}	1.8	50	88	130	mA
Analog Operating Current	Streaming 1080p30	I _{AA}	2.8	20	36	60	mA
Pixel Supply Current	Streaming 1080p30	I _{AA} _PIX	2.8	1	4	8	mA
PLL Supply Current	Streaming 1080p30	I _{DD} _PLL	2.8	7	8.5	9.5	mA
SLVS Supply Current	Streaming 1080p30	I _{DD} _SLVS	1.8	12	20	35	mA
		·	Power	190	330.2	500	mW

HiSPi Electrical Specifications

The **onsemi** AR0237AT sensor supports both SLVS and HiV_{CM} HiSPi modes. Refer to the High–Speed Serial Pixel (HiSPi) Interface Physical Layer Specification v2.00.00 for electrical definitions, specifications, and timing information. The V_{DD}_SLVS supply in this datasheet

corresponds to V_{DD}_TX in the HiSPi Physical Layer Specification. Similarly, V_{DD} is equivalent to V_{DD}_HiSPi as referenced in the specification. The DLL as implemented on AR0237AT is limited in the number of available delay steps and differs from the HiSPi specification as described in this section.

Table 17. CHANNEL SKEW

(Measurement Conditions: V_{DD}_HiSPi = 1.8 V; V_{DD}_HiSPi_TX = 0.4 V; Data Rate = 480 Mbps; DLL set to 0)

Definition	Symbol	Value	Unit
Data Lane Skew in Reference to Clock	t _{CHSKEW1PHY}	-150	ps

POWER-ON RESET AND STANDBY TIMING

POWER-UP SEQUENCE

The recommended power-up sequence for the AR0237AT is shown in Figure 12. The available power supplies (V_{DD} -IO, V_{DD} , V_{DD} -SLVS, V_{DD} -PLL, V_{AA} , V_{AA} -PIX) must have the separation specified below.

- 1. Turn on V_{DD} PLL power supply.
- 2. After 100 $\mu s,$ turn on V_{AA} and V_{AA}_PIX power supply.
- 3. After 100 $\mu s,$ turn on V_DD_IO power supply.
- 4. After 100 μ s, turn on V_{DD} power supply.

- 5. After 100 µs, turn on V_{DD}_SLVS power supply.
- 6. After the last power supply is stable, enable EXTCLK.
- 7. Assert RESET_BAR for at least 1 ms. The parallel interface will be tri-stated during this time.
- 8. Wait 15,0000 EXTCLKs (for internal initialization into software standby.
- 9. Configure PLL, output, and image settings to desired values.
- 10. Wait 1 ms for the PLL to lock.
- 11. Set streaming mode (R0x301a[2] = 1).




Figure 12. Power Up

Symbol	Definition	Min	Тур	Max	Unit
t ₀	V _{DD} _PLL to V _{AA} /V _{AA} _PIX (Note 10)	0	100	=	μs
t ₁	V _{AA} /V _{AA} _PIX to V _{DD} _IO	0	100	—	μs
t ₂	V _{DD} _IO to V _{DD}	0	100	=	μs
t ₃	V _{DD} to V _{DD} _SLVS	0	100	-	μs
t _X	Xtal Settle Time	-	30 (Note 8)	—	ms
t ₄	Hard Reset	1 (Note 9)	-	—	ms
t ₅	Internal Initialization	150000	-	-	EXTCLKs
t ₆	PLL Lock Time	1	-	_	ms

Table 18. POWER-UP SEQUENCE

8. Xtal settling time is component-dependent, usually taking about 10-100 ms.

9. Hard reset time is the minimum time required after power rails are settled. In a circuit where hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.

10. It is critical that V_{DD}_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that V_{DD}_PLL is powered after other supplies then the sensor may have functionality issues and will experience high current draw on this supply.

Power-Down Sequence

The recommended power-down sequence for the AR0237AT is shown in Figure 13. The available power supplies (V_{DD} IO, V_{DD} , V_{DD} , SLVS, V_{DD} PLL, V_{AA} , V_{AA} _PIX) must have the separation specified below.

- 1. Disable streaming if output is active by setting standby R0x301a[2] = 0.
- 2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
- 3. Turn off V_{DD}_SLVS.
- 4. Turn off V_{DD}.
- 5. Turn off V_{DD}_IO.
- 6. Turn off V_{AA}/V_{AA} _PIX.
- 7. Turn off V_{DD}_PLL.




Figure 13. Power Down

Table 19. POWER-DOWN SEQUENCE


Symbol	Parameter	Min	Тур	Max	Unit
to	V _{DD} _SLVS to V _{DD}	0	-	-	μs
t ₁	V _{DD} to V _{DD} IO	0	_	—	μs
t ₂	V _{DD} IO to V _{AA} /V _{AA} PIX	0	_		μs
t ₃	V _{AA} /V _{AA} _PIX to V _{DD} _PLL	0	-	-	μs
t ₄	Power Down until Next Power Up Time	100	—	-	ms

11. t₄ is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.

DR-Pix is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative