Gate Driver for Notebook Power Systems

The NCP5359A is a high performance dual MOSFET gate driver optimized to drive the gates of both high-side and low-side power MOSFETs in a synchronous buck converter. Each of the drivers can drive up to 3 nF load with a 25 ns propagation delay and 15 ns transition time.

Adaptive nonoverlap and power saving operation circuit can provide a low switching loss and high efficiency solution for notebook and desktop systems.

A high floating top driver design can accommodate VBST voltage as high as 35 V, with transient voltages as high as 35 V. Bidirectional EN pin can provide a fault signal to controller when the gate driver fault detect under OVP, UVLO occur. Also, an undervoltage lockout function guarantees the outputs are low when supply voltage is low, and a thermal shutdown function provides the IC with overtemperature protection.

Features

- Faster Rise and Fall Times
- Thermal Shutdown Protection
- Adaptive Nonoverlap Circuit
- Floating Top Driver Accommodates Boost Voltages of up to 30 V
- Output Disable Control Turns Off Both MOSFETs
- Complies with VRM 11.1 Specifications
- Undervoltage Lockout
- Power Saving Operation Under Light Load Conditions
- Thermally Enhanced Package
- These are Pb-Free Devices


Typical Applications


• Power Solutions for Desktop and Notebook Systems



ON Semiconductor®

http://onsemi.com





(Top View)

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|---------------------|-----------------------|
| NCP5359ADR2G | SOIC-8 (Pb-Free) | 2500 Tape & Reel |
| NCP5359AMNR2G | DFN8 (Pb–Free) | 3000 Tape & Reel |
| NCP5359AMNTBG | DFN8 (Pb–Free) | 3000 Tape & Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.






Figure 1. Internal Block Diagram





PIN DESCRIPTION

| SOIC-8 | DFN8 | Symbol | Description | |
|--------|------|--------|--|--|
| 1 | 1 | BST | Upper MOSFET Floating Bootstrap Supply Pin | |
| 2 | 2 | PWM | PWM Input Pin When PWM voltage is higher than 2.2 V, DRVH will set to 1 and DRVL set to 0 When PWM voltage is lower than 0.8 V, DRVL will set to 1 and DRVH set to 0 When 0.8 V < PWM < 2.2 V and SW < 0, DRVL will set to 1 When 0.8 V < PWM < 2.2 V and SW > 0, DRVL will set to 0 | |
| 3 | 3 | EN | Enable Pin When OVP, TSD or UVLO has happened, the gate driver will pull the pin to low | |
| 4 | 4 | VCC | Connect to Input Power Supply 10 V to 13.2 V | |
| 5 | 5 | DRVL | Low Side Gate Drive Output | |
| 6 | 6 | GND | Ground Pin | |
| 7 | 7 | SW | Switch Node Pin | |
| 8 | 8 | DRVH | High Side Gate Drive Output | |

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | |
|--|--------------------------------------|------------------|--------------|------|
| Thermal Characteristics, Plastic Package Thermal Resistance Junction-to-Air | SOIC-8 (20.2 sq mm, 2 oz Cu) DFN8 | $R_{	heta JA}$ | 178 330 | °C/W |
| Operating Junction Temperature Range | | TJ | 0 to +150 | °C |
| Operating Ambient Temperature Range | | T _A | 0 to +85 | °C |
| Storage Temperature Range | | T _{stg} | – 55 to +150 | °C |
| Moisture Sensitivity Level | SOIC-8 DFN8 | MSL | 1 1 | - |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

MAXIMUM RATINGS

| Pin Symbol | Pin Name | V _{MAX} | V _{MIN} |
|------------|---|---|---|
| Vcc | Main Supply Voltage Input | 15 V | –0.3 V |
| BST | Bootstrap Supply voltage | 35 V wrt / GND 40 V ≤ 50 ns wrt / GND 15 V wrt / SW | –0.3 V wrt / SW |
| SW | Switching Node (Bootstrap Supply Return) | 35 V wrt / GND 40 V ≤ 50 ns wrt / GND | −1 VDC −10 V (200 ns) |
| DRVH | High Side Driver Output | BST + 0.3 V 35 V ≤ 50 ns wrt / GND 15 V wrt / SW | –0.3 V wrt / SW –2 V (200 ns) wrt / SW |
| DRVL | Low Side Driver Output | Vcc + 0.3 V | _0.3 V _5 V (200 ns) |
| PWM | DRVH and DRVL Control Input | 6 V | –0.3 V |
| EN | Enable Pin | 6 V | –0.3 V |
| GND | Ground | 0 V | 0 V |

Latchup Current Maximum Rating: 100 mA per JEDEC standard: JESD78.
Moisture Sensitivity Level (MSL): 1&3 per IPC/JEDEC standard: J-STD-020A.

3. The maximum package power dissipation limit must not be exceeded.

$$\mathsf{PD} = \frac{\mathsf{TJ}(\mathsf{max}) - \mathsf{TA}}{\mathsf{R}\theta\mathsf{JA}}$$

NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.

| Characteristics | Symbol | Test Conditions | Min | Тур | Max | Unit |
|---|--------------------------|--|-----|------|------|------|
| Supply Voltage | | | | • | | • |
| V _{CC} Operating Voltage | V _{CC} | | 10 | | 13.2 | V |
| Power ON Reset threshold | V _{POR} | | | 2.8 | | V |
| Supply Current | | | | • | | |
| V _{CC} Quiescent Supply Current in Normal Operation | IVCC_NORM | EN = 5 V, PWM = OSC, F_{SW} = 100 k C _{LOAD} = 0 p | | 5.0 | 8.0 | mA |
| V _{CC} Standby Current | IVCC SBC | EN = GND; No switching | | 0.5 | 2.5 | mA |
| BST Quiescent Supply Current in Normal | I _{BST1 normal} | PWM = +5 V, SW = 0 V | | 1.0 | 1.8 | mA |
| Operation | I _{BST2} normal | PWM = GND, SW = 0 V | | 1.0 | 1.8 | |
| BST Standby Current | I _{BST1} SD | PWM = +5 V | | 0.25 | | mA |
| | I _{BST2} SD | PWM = GND | | 0.25 | | |
| Undervoltage Lockout | <u> </u> | | | Į | 1 | 1 |
| V _{CC} Start Threshold | VCC _{TH} | | 8.2 | 8.7 | 9.5 | V |
| V _{CC} UVLO Hysteresis | VCC _{HYS} | | | 1.0 | | V |
| Output Overvoltage Trip Threshold at Startup | OVPSU | Power Startup time, V _{CC} > 9 V. (Without trimming) | 1.8 | | 2.0 | V |
| EN Input | | | | | | 1 |
| Input Voltage High | V _{EN_HI} | | 2.0 | | | V |
| Input Voltage Low | V _{EN_LOW} | | | | 1.0 | V |
| Hysteresis (Note 4) | V _{EN HYS} | | | 500 | | m\ |
| Enable Pin Sink Current | I _{EN SINK} | V _{CC} = 5.5 V | 4.0 | | | m/ |
| Propagation Delay Time (Note 4) | tpd _{hEN} | | | 20 | 60 | ns |
| | tpd _{IEN} | | | 20 | 60 | ns |
| PWM Input | I | | | | 1 | |
| DRVH Comparator Drop Threshold | VTH DRVH | | 2.2 | | İ | V |
| PWM Input Self Bias Voltage | V _{PWM} | | 1.4 | 1.5 | 1.6 | V |
| DRVL Comparator Rise Threshold | VTH_DRVL | | | | 0.8 | V |
| Input Current | I _{PWM} | PWM = 0 V, EN = GND | | 30 | | μA |
| High Side Driver | | | | | | |
| Output Resistance, Sourcing | R _{H_TG} | $V_{BST} - V_{SW} = 12 V$ | | 2.0 | 3.5 | Ω |
| Output Resistance, Sinking | R _{L_TG} | $V_{BST} - V_{SW} = 12 V$ | | 1.0 | 2.5 | Ω |
| Output Resistance, unbiased (Note 4) | <u> </u> | BST – SW = 0 V | 10 | | 55 | kΩ |
| SW Pull Down Resistance (Note 4) | | SW to GND | 10 | | 55 | kΩ |
| Transition Time (Note 6) | tr _{DRVH} | C_{LOAD} = 3 nF, $V_{BST} - V_{SW}$ = 12 V | | 16 | 25 | ns |
| | tf _{DRVH} | $C_{LOAD} = 3 \text{ nF}, V_{BST} - V_{SW} = 12 \text{ V}$ | | 15 | 20 | 1 |
| Propagation Delay (Notes 4 & 5) | tpdh _{DRVH} | Driving High, $C_{LOAD} = 3 \text{ nF}$ | 10 | 1 | 35 | ns |
| | tpdl _{DRVH} | Driving Low, C _{LOAD} = 3 nF | 15 | 1 | 30 | 1 |
| Low Side Driver | | • | | | | |
| Output Resistance, Sourcing | R _{H BG} | SW = GND | | 2.0 | 3.5 | Ω |
| Output Resistance, Sinking | R _{L BG} | SW = V _{CC} | | 1.0 | 2.5 | Ω |
| Output Resistance, unbiased (Note 4) | | BST – SW = 0 V | 10 | | 55 | kΩ |
| Transition Time (Note 6) | tr _{DRVL} | C _{LOAD} = 3 nF | | 16 | 25 | ns |
| | tf _{DRVL} | $C_{LOAD} = 3 \text{ nF}$ | | 15 | 20 | |
| Propagation Delay (Notes 4 & 5) | tpdh _{DRVL} | Driving High, C _{LOAD} = 3 nF | 10 | | 35 | ns |
| | tpdl _{DRVL} | Driving Low, C _{LOAD} = 3 nF | 15 | | 35 | 1 |
| Negative Current Detector Threshold | V _{NCDT} | (Note 6) | | -1.0 | | m∖ |
| Thermal Shutdown | | | | | | |
| Thermal Shutdown | Tsd | (Note 6) | 150 | 170 | | °C |
| | | | | | | |

| Thermal Shutdown | Tsd | (Note 6) | 150 | 170 | °C |
|-----------------------------|--------------------|----------|-----|-----|----|
| Thermal Shutdown Hysteresis | Tsd _{hys} | (Note 6) | | 20 | °C |

Guaranteed by design; not tested in production .
For propagation delays, "t_{pdh}" refers to the specified signal going high "t_{pdl}" refers to it going low.
Design guaranteed.

Table 1. DECODER TRUTH TABLE

| PWM Input | ZCD | DRVL | DRVH |
|---|---|------|------|
| Greater than 2.2 V | X | Low | High |
| Greater than 0.8 V, but less than 2.2 V | High (current through MOSFET is greater than 0) | High | Low |
| Greater than 0.8 V, but less than 2.2 V | Low (current through MOSFET is less than 0) | Low | Low |
| Less than 0.8 V | X | High | Low |




Figure 3.




Figure 4. Timing Diagram

APPLICATION INFORMATION

The NCP5359A gate driver is a single phase MOSFET driver designed for driving two N-channel MOSFETs in a synchronous buck converter topology. This driver is compatible with the NCP3418B gate drive. This gate drives operation is similar with the NCP3418B, but has two additional new features: Bidirection fault detection and multilevel PWM input. When the gate driver works with ON Semiconductor's NCP5392 controller, it can provide a difference output logic status through multi-level PWM input. For this new feature, higher efficiency can be provided. For the bidirection fault detection function, it is used to provide a driver state information to other gate drivers and controller in a multiphase buck converter. e.g overvoltage protection (OVP) function at startup, thermal shutdown and undervoltage lockout (UVLO). This feature can provide an additional protection function for the multi-phase system when the fault condition occurs in one channel. With this additional feature, converter overall system will be more reliable and safe.

Enable Pin

The bidirection enable pin is connected with an open drain MOSFET. This pin is controlled by internal or external signal. There are three conditions will be triggered:

- 1. The voltage at SWN pin is higher than preset
 - voltage at power startup.
 - 2. The controller hits the UVLO at V_{CC} pin. 3. The controller hits the thermal shutdown.

When the internal fault has been detected, EN pin will be pull low. In this case, the drive output DRVH and DRVL will be forced low, until the fault mode remove then restart automatic.

Undervoltage Lockout

The DRVH and DRVL are held low until V_{CC} reaches 9 V during startup. The PWM signals will control the gate status when V_{CC} threshold is exceeded. If V_{CC} decreases to 3.2 V below the threshold, the output gate will be forced low until input voltage V_{CC} rises above the startup threshold.

Power ON reset

Power on reset feature is used to protect a gate driver avoid abnormal status driving the startup condition. When the initial soft-start voltage is higher than 3.2 V, the gate driver will monitor the switching node SW pin. If SW pin high than 1.9 V, bottom gate will be force to high for discharge the output capacitor. The fault mode will be latch and EN pin will force to be low, unless the driver is recycle. When input voltage is higher than 9 V, the gate driver will normal operation, top gate driver DRVH and bottom gate driver will follow the PWM signal decode to a status.


Adaptive Nonoverlap

The nonoverlap dead time control is used to avoid the shoot through damage the power MOSFETs. When the PWM signal pull high, DRVL will go low after a propagation delay, the controller will monitors the switching node (SWN) pin voltage and the gate voltage of the MOSFET to know the status of the MOSFET. When the low side MOSFET status is off an internal timer will delay turn on of the high–side MOSFET. When the PWM pull low, gate DRVH will go low after the propagation delay (tpd DRVH). The time to turn off the high side MOSFET is depending on the total gate charge of the high–side MOSFET. A timer will be triggered once the high side MOSFET is turn off to delay the turn on the low–side MOSFET.

Layout Guidelines

Layout is very important thing for design a DC–DC converter. Bootstrap capacitor and V_{CC} capacitor are most critical items, it should be placed as close as to the driver IC. Another item is using a GND plane. Ground plane can provide a good return path for gate drives for reducing the ground noise. Therefore GND pin should be directly connected to the ground plane and close to the low–side MOSFET source pin. Also, the gate drive trace should be considered. The gate drives has a high di/dt when switching, therefore a minimized gate drives trace can reduce the di/dv, raise and fall time for reduce the switching loss.

ONSEM¹.



| DOCUMENT NUMBER: | 98AON18658D | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|---|--|--|---------------------------|--|
| DESCRIPTION: | DFN8, 2.0X2.0, 0.5MM PITC | X2.0, 0.5MM PITCH PAGE 1 OF 1 | | |
| the right to make changes without furth purpose, nor does onsemi assume a | er notice to any products herein. onsemi make ny liability arising out of the application or use | LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others. | oducts for any particular | |





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|---|---|---|---|--|
| DESCRIPTION: SOIC-8 NB PAGE 1 O | | PAGE 1 OF 2 | | |
| ON Semiconductor reserves the right the suitability of its products for any pa | to make changes without further notice to an articular purpose, nor does ON Semiconducto | stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on hcidental damages. ON Semiconductor does not convey any license under | or guarantee regarding r circuit, and specifically | |

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|---|------------------------------------|--|--|--|--|
| DESCRIPTION: | DESCRIPTION: SOIC-8 NB PAGE 2 OF 2 | | | | |
| ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the | | | | | |

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative