

# F1-2 PACK SIC MOSFET Module

# Product Preview

# NXH040P120MNF1PTG, NXH040P120MNF1PG

The NXH040P120MNF1 is a power module containing an 40 m $\Omega$ /1200 V SiC MOSFET half bridge and a thermistor in an F1 package.

#### **Features**

- 40 mΩ/1200 V SiC MOSFET Half Bridge
- Thermistor
- Options with Pre-applied Thermal Interface Material (TIM) and without Pre-applied TIM
- Press-fit Pins

## **Typical Applications**

- Solar Inverter
- Uninterruptible Power Supplies
- Electric Vehicle Charging Stations
- Industrial Power





Figure 1. NXH040P120MNF1 Schematic Diagram

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.




PIM18 33.8x42.5 (PRESS FIT) CASE 180BW

#### **MARKING DIAGRAM**



NXH040P120MNF1PTG= Specific Device Code
NXH040P120MNF1PG = Specific Device Code
AT = Assembly & Test Site Code
YYWW = Year and Work Week Code

#### **PIN CONNECTIONS**



See Pin Function Description for pin names

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 4 of this data sheet.

### PIN FUNCTION DESCRIPTION

Pin	Name	Description
1	DC+	DC Positive Bus connection
2	DC+	DC Positive Bus connection
3	S1	Q1 Kelvin Emitter (High side switch)
4	G1	Q1 Gate (High side switch)
5	DC+	DC Positive Bus connection
6	DC+	DC Positive Bus connection
7	TH2	Thermistor Connection 2
8	TH1	Thermistor Connection 1
9	DC-	DC Negative Bus connection
10	DC-	DC Negative Bus connection
11	DC-	DC Negative Bus connection
12	DC-	DC Negative Bus connection
13	PHASE	Center point of half bridge
14	PHASE	Center point of half bridge
15	G2	Q2 Gate (Low side switch)
16	S2	Q2 Kelvin Emitter (High side switch)
17	PHASE	Center point of half bridge
18	PHASE	Center point of half bridge

### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
SIC MOSFET			
Drain-Source Voltage	V <sub>DSS</sub>	1200	V
Gate-Source Voltage	V <sub>GS</sub>	+25/–15	V
Continuous Drain Current @ T <sub>C</sub> = 80°C (T <sub>J</sub> = 175°C)	I <sub>D</sub>	30	А
Pulsed Drain Current (T <sub>J</sub> = 175°C)	I <sub>Dpulse</sub>	90	А
Maximum Power Dissipation (T <sub>J</sub> = 175°C)	P <sub>tot</sub>	74	W
Short Circuit Withstand Time @ $V_{GE} = -5V/20 \text{ V}$ , $V_{CE} = 600 \text{ V}$ , $T_J \le 150 ^{\circ}\text{C}$	T <sub>sc</sub>	TBD	μs
Minimum Operating Junction Temperature	T <sub>JMIN</sub>	-40	°C
Maximum Operating Junction Temperature	T <sub>JMAX</sub>	175	°C
THERMAL PROPERTIES			
Storage Temperature range	T <sub>stg</sub>	-40 to 150	°C
INSULATION PROPERTIES			
Isolation test voltage, t = 1 s, 60 Hz	V <sub>is</sub>	4800	$V_{RMS}$
Creepage distance		12.7	mm

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe

# **RECOMMENDED OPERATING RANGES**

Rating	Symbol	Min	Max	Unit
Module Operating Junction Temperature	$T_J$	-40	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Operating parameters.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
SIC MOSFET CHARACTERISTICS				•		
Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 200 \mu\text{A}$	V <sub>(BR)DSS</sub>	1200	-	-	V
Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1200 V	I <sub>DSS</sub>	-	-	100	μΑ
Drain-Source On Resistance	$V_{GS} = 20 \text{ V}, I_D = 25 \text{ A}, T_J = 25^{\circ}\text{C}$	R <sub>DS(ON)</sub>	-	42	56	mΩ
	V <sub>GS</sub> = 20 V, I <sub>D</sub> = 25 A, T <sub>J</sub> = 125°C		-	55	-	
	V <sub>GS</sub> = 20 V, I <sub>D</sub> = 25 A, T <sub>J</sub> = 150°C		-	61	-	
Gate-Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 10 \text{ mA}$	V <sub>GS(TH)</sub>	1.8	2.81	4.3	V
Gate Leakage Current	$V_{GS} = -10/20 \text{ V}, V_{DS} = 0 \text{ V}$	I <sub>GSS</sub>	-250	-	250	nA
Internal Gate Resistance		$R_{G}$		2.2		Ω
Input Capacitance	$V_{DS} = 800 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	C <sub>ISS</sub>	-	1505	-	pF
Reverse Transfer Capacitance		C <sub>RSS</sub>	-	12	_	
Output Capacitance		C <sub>OSS</sub>	-	159	_	
C <sub>OSS</sub> Stored Energy	V <sub>DS</sub> = 0 V to 800 V, V <sub>GS</sub> = 0 V	E <sub>OSS</sub>	-	66	_	μJ
Total Gate Charge	$V_{DS} = 800 \text{ V}, V_{GS} = 20 \text{ V}, I_D = 25 \text{ A}$	Q <sub>G(TOTAL)</sub>	-	122.1	-	nC
Gate-Source Charge		Q <sub>GS</sub>	-	32.2	_	nC
Gate-Drain Charge		Q <sub>GD</sub>	_	34.7	_	nC
Turn-on Delay Time	T <sub>J</sub> = 25°C	t <sub>d(on)</sub>	-	TBD	_	ns
Rise Time	$V_{DS} = 600 \text{ V}, I_D = 25 \text{ A}$	t <sub>r</sub>	-	TBD	-	
Turn-off Delay Time	$V_{GS} = -5 \text{ V/18 V}, R_G = \text{TBD }\Omega$	t <sub>d(off)</sub>	_	TBD	_	
Fall Time		t <sub>f</sub>	_	TBD	_	
Turn-on Switching Loss per Pulse	1	E <sub>ON</sub>	_	TBD	_	mJ
Turn off Switching Loss per Pulse	1	E <sub>OFF</sub>	_	TBD	_	
Turn-on Delay Time	T <sub>J</sub> = 150°C	t <sub>d(on)</sub>	-	TBD	_	ns
Rise Time	$V_{DS} = 6 \text{ V}, I_{D} = 25 \text{ A}$	t <sub>r</sub>	-	TBD	_	
Turn-off Delay Time	$V_{GS} = -5 \text{ V/18 V}$ , $R_G = \text{TBD }\Omega$	t <sub>d(off)</sub>	_	TBD	_	
Fall Time		t <sub>f</sub>	-	TBD	_	
Turn-on Switching Loss per Pulse		E <sub>ON</sub>	-	TBD	_	mJ
Turn off Switching Loss per Pulse	1	E <sub>OFF</sub>	-	TBD	_	
Diode Forward Voltage	I <sub>D</sub> = 25 A, T <sub>J</sub> = 25°C	$V_{SD}$	-	3.97	6	V
	I <sub>D</sub> = 25 A, T <sub>J</sub> = 150°C	1	_	3.44	_	
Reverse Recovery Time	T <sub>J</sub> = 25°C	t <sub>rr</sub>	_	TBD	_	ns
Reverse Recovery Charge	$V_{DS} = 600 \text{ V}, I_{D} = 25 \text{ A}$	Q <sub>rr</sub>	_	TBD	_	nC
Peak Reverse Recovery Current	$V_{GS} = -5 \text{ V/18 V}, R_G = \text{TBD }\Omega$	I <sub>RRM</sub>	_	TBD	_	Α
Peak Rate of Fall of Recovery Current		di/dt	_	TBD	_	A/μs
Reverse Recovery Energy		E <sub>rr</sub>	_	TBD	_	μJ
Reverse Recovery Time	T <sub>J</sub> = 150°C	t <sub>rr</sub>	_	TBD	_	ns
Reverse Recovery Charge	$V_{DS} = 600 \text{ V}, I_{D} = 25 \text{ A}$	Q <sub>rr</sub>	_	TBD	_	μС
Peak Reverse Recovery Current	$V_{GS} = -5 \text{ V/18 V}$ , $R_G = \text{TBD }\Omega$	I <sub>RRM</sub>		TBD	_	A
Peak Rate of Fall of Recovery Current		di/dt	_	TBD	_	A/μs
Reverse Recovery Energy		E <sub>rr</sub>	_	TBD	_	μJ
Thermal Resistance – chip–to–case	M1, M2	R <sub>thJC</sub>	_	0.8356	_	°C/W
Thermal Resistance  - chip-to-heatsink	Thermal grease, Thickness = 2 Mil _2%, A = 2.8 W/mK	R <sub>thJH</sub>	-	1.291	_	°C/W

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
THERMISTOR CHARACTERISTICS						•
Nominal resistance	T = 25°C	R <sub>25</sub>	-	5	-	kΩ
Nominal resistance	T = 100°C	R <sub>100</sub>	-	457	-	Ω
Deviation of R25		ΔR/R	-3	-	3	%
Power dissipation		P <sub>D</sub>	-	50	_	mW
Power dissipation constant			_	5	_	mW/K
B-value	B(25/50), tolerance ±3%		-	3375	_	K
B-value	B(25/100), tolerance ±3%		_	3455	_	K

# **ORDERING INFORMATION**

Orderable Part Number	Marking	Package	Shipping
NXH040P120MNF1PG	NXH040P120MNF1PG	F1-2PACK: Case 180BW Press-fit Pins (Pb - Free and Halide - Free)	28 Units / Blister Tray
NXH040P120MNF1PTG	NXH040P120MNF1PTG	F1-2PACK: Case 180BW Press-fit Pins with pre – applied thermal interface material (TIM) (Pb – Free and Halide – Free)	28 Units / Blister Tray

## **TYPICAL CHARACTERISTICS**

SiC MOSFET (M1, M2)




Figure 2. MOSFET Typical Output Characteristics




Figure 4. MOSFET Typical Output Characteristics




Figure 6. Body Diode Forward Characteristics




Figure 3. MOSFET Typical Output Characteristics




Figure 5. MOSFET Typical Transfer Characteristics




Figure 7. Gate-to-Source Voltage vs. Total Charge

# TYPICAL CHARACTERISTICS

SiC MOSFET (M1, M2)




Figure 8. Capacitance vs. Drain-to-Source Voltage




Figure 9. SiC MOSFET Junction-to-Case Transient Thermal Impedance

Table 1. FOSTER NETWORKS - M1, M2

Foster	M	M1		2
Element #	Rth (K/W)	Cth (Ws/K)	Rth (K/W)	Cth (Ws/K)
1	0.051996	0.002404	0.054881	0.002284
2	0.046504	0.020373	0.010554	0.082427
3	0.008903	0.221087	0.064895	0.028973
4	0.165341	0.039489	0.094862	0.058574
5	0.600991	0.065660	0.610507	0.052914


Table 2. CAUER NETWORKS - M1, M2

Cauer	M	11	M	2
Element #	Rth (K/W)	Cth (Ws/K)	Rth (K/W)	Cth (Ws/K)
1	0.076857	0.001961	0.076754	0.001921
2	0.141063	0.010485	0.182594	0.011596
3	0.274014	0.018050	0.136313	0.018196
4	0.113973	0.038620	0.215815	0.019717
5	0.267827	0.046224	0.224225	0.049799



#### PIM18 33.8x42.5 (PRESS FIT) CASE 180BW **ISSUE B**


**DATE 30 APR 2021** 




#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. PIN POSITION TOLERANCE IS ± 0.4mm

	MILLIMETERS			
DIM	MIN.	NOM.	MAX.	
Α	11.65	12.00	12,35	
<b>A</b> 1	16.00	16.50	17.00	
A2	0.00	0.35	0.60	
A3	12.85	13.35	13.85	
b	1.15	1.20	1.25	
b1	0.59	0.64	0.69	
D	33.50	33.80	34.10	
D1	4.40	4.50	4.60	
D2	27.95	28.10	28.25	
E	47.70	48.00	48.30	
E1	42.35	42.50	42.65	
E2	52.90	53.00	53.10	
E3	62,30	62,80	63,30	
E4	4.90	5.00	5.10	
Р	2.20	2.30	2.40	





# **GENERIC** MARKING DIAGRAM\*

**ATYYWW** 

**RECOMMENDED MOUNTING PATTERN** 

XXXXX = Specific Device Code = Assembly & Test Site Code

YYWW = Year and Work Week Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " • ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON19723H	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	PIM18 33.8x42.5 (PRESS FIT)		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative