## **MOSFET** – Power, Dual N-Channel, Logic Level 60 V, 65 mΩ, 12 A

#### Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- 175°C Operating Temperature
- NVMFD5489NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

#### **MAXIMUM RATINGS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

	(.] =0				-
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain Current $R_{\Psi J-mb}$		T <sub>mb</sub> = 25°C	Ι <sub>D</sub>	12	A
(Notes 1, 2, 3, 4)	Steady	$T_{mb} = 100^{\circ}C$		8.8	
Power Dissipation $R_{\Psi J-mb}$ (Notes 1, 2, 3)	State	$T_{mb} = 25^{\circ}C$	PD	23.4	W
		$T_{mb} = 100^{\circ}C$		11.7	
Continuous Drain Current $R_{\theta JA}$		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	4.5	А
(Notes 1, 3 & 4)	Steady	T <sub>A</sub> = 100°C		3.2	
Power Dissipation	State	T <sub>A</sub> = 25°C	PD	3.0	W
R <sub>0JA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.5	
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I <sub>DM</sub>	62	А
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			۱ <sub>S</sub>	22	А
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, I <sub>L(pk)</sub> = 19.5 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$ )		E <sub>AS</sub>	19	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	6.4	
Junction-to-Ambient - Steady State (Note 3)		50	°C/W
Junction-to-Ambient - Steady State (min footprint)	$R_{\thetaJA}$	161	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Psi ( $\Psi$ ) is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.





### **ON Semiconductor®**

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
60 V	65 mΩ @ 10 V	12 A
00 V	79 mΩ @ 4.5 V	127

Dual N-Channel





#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVMFD5489NLT1G	DFN8 (Pb-Free)	1500/ Tape & Reel
NVMFD5489NLT3G	DFN8 (Pb-Free)	5000/ Tape & Reel
NVMFD5489NLWFT1G	DFN8 (Pb-Free)	1500/ Tape & Reel
NVMFD5489NLWFT3G	DFN8 (Pb-Free)	5000/ Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

- Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
  Continuous DC current rating. Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		60	1		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Reference to $25^{\circ}C$ $I_D = 250 \mu A$			67		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V	T <sub>J</sub> = 25°C T <sub>J</sub> = 125°C			1.0 10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 5)	0.00						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> =	250 μA	1.5		2.5	V
Negative Threshold Temperature Co- efficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	Reference to $25^{\circ}$ C I <sub>D</sub> = 250 $\mu$ A			4.86		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A			52	65	mΩ
	~ /	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> =	= 7.5 A		66	79	-
CHARGES AND CAPACITANCES					•		
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			330		pF
Output Capacitance	C <sub>oss</sub>				80		
Reverse Transfer Capacitance	C <sub>rss</sub>				39		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V, I <sub>D</sub> = 6 A			12.4		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.31		
Gate-to-Source Charge	Q <sub>GS</sub>				1.3		
Gate-to-Drain Charge	Q <sub>GD</sub>				4.74		
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn–On Delay Time	t <sub>d(on)</sub>				7		ns
Rise Time	tr	$V_{GS}$ = 10 V, $V_{DS}$ = 48 V, I <sub>D</sub> = 6 A, R <sub>G</sub> = 2.5 $\Omega$			11		
Turn-Off Delay Time	t <sub>d(off)</sub>				31		1
Fall Time	t <sub>f</sub>				21		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.83	1.2	V
		$I_{\rm S} = 10  {\rm A}$	T <sub>J</sub> = 125°C		0.71		1
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 V, d_{IS}/d_t = 100 A/\mu s,$ $I_S = 10 A$			24.2		ns
Charge Time	t <sub>a</sub>				20.2		
Discharge Time	t <sub>b</sub>				4.0		
Reverse Recovery Charge	Q <sub>RR</sub>				26.5		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>	T <sub>A</sub> = 25°C			0.93		nH
Drain Inductance	L <sub>D</sub>				0.005		1
Gate Inductance	L <sub>G</sub>				1.84		1
Gate Resistance	R <sub>G</sub>				12		Ω

5. Pulse Test: pulse width = 300  $\mu$ s, duty cycle  $\leq$  2%. 6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Response

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# ONSEMI



onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters, including "Typicals" must be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcula performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative