## **ON Semiconductor**

## Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,



ON Semiconductor®

### FDP8874

# N-Channel PowerTrench<sup>®</sup> MOSFET 30V, 114A, 5.3m $\Omega$

#### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{\text{DS}(\text{ON})}$  and fast switching speed.

#### **Applications**

• DC/DC converters



#### **Features**

- $r_{DS(ON)} = 5.3 m\Omega$ ,  $V_{GS} = 10 V$ ,  $I_D = 40 A$
- $r_{DS(ON)} = 6.6 m\Omega$ ,  $V_{GS} = 4.5 V$ ,  $I_D = 40 A$
- High performance trench technology for extremely low rDS(ON)
- · Low gate charge
- · High power and current handling capability
- · RoHS Compliant







# **MOSFET Maximum Ratings** $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	30	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current		
	Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = 10V$ ) (Note 1)	114	Α
	Continuous ( $T_C = 25^{\circ}C$ , $V_{GS} = 4.5V$ ) (Note 1)	102	А
	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , with $R_{\theta JA} = 62^{\circ}C/W$ )	16	А
	Pulsed	Figure 4	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	105	mJ
P <sub>D</sub>	Power dissipation	110	W
	Derate above 25°C	0.73	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-220	1.36	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-220 (Note 3)	62	°C/W


#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDP8874	FDP8874	TO-220AB	Tube	N/A	50 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Off Chara	cteristics					
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		1 -	- 1	V
- VD33		V <sub>DS</sub> = 24V	30	-	1	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{GS} = 0V$ $T_C = 150^{\circ}C$	-	-	250	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20V	-	-	±100	nA
On Chara	cteristics					
V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	1.2	-	2.5	V
33(11.)	-	I <sub>D</sub> = 40A, V <sub>GS</sub> = 10V	-	0.0036	0.0053	
_	Drain to Course On Registeres	I <sub>D</sub> = 40A, V <sub>GS</sub> = 4.5V	-	0.0045	0.0066	0
r <sub>DS(ON)</sub>	Drain to Source On Resistance	$I_D = 40A$ , $V_{GS} = 10V$ , $T_J = 175^{\circ}C$				Ω
•	Characteristics					
C <sub>ISS</sub>	Input Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$	-	3130	-	pF
C <sub>OSS</sub>	Output Capacitance	$V_{DS} = 13V, V_{GS} = 0V,$ $I_{CS} = 10V,$	-	590	-	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance		-	345	-	pF
$R_G$	Gate Resistance	$V_{GS} = 0.5V$ , $f = 1MHz$	-	1.9	-	Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	V <sub>GS</sub> = 0V to 10V	-	56	72	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$	-	30	38	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $V_{DD} = 15V$ $I_{D} = 40A$	-	3.0	4.0	nC
$Q_{gs}$	Gate to Source Gate Charge	$I_{g} = 1.0 \text{mA}$	-	9.0	-	nC
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau	.g	-	6.0	-	nC
$Q_gd$	Gate to Drain "Miller" Charge		-	11	-	nC
Switching	Characteristics (V <sub>GS</sub> = 10V)					
t <sub>ON</sub>	Turn-On Time		-	-	207	ns
t <sub>d(ON)</sub>	Turn-On Delay Time	7	-	10	-	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 40A	-	128	-	ns
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 4.5V, R_{GS} = 4.7\Omega$	-	44	-	ns
t <sub>f</sub>	Fall Time		-	31	-	ns
t <sub>OFF</sub>	Turn-Off Time		-	-	112	ns
Drain-Soເ	rce Diode Characteristics					
		I <sub>SD</sub> = 40A	-	-	1.25	V
$V_{SD}$	Source to Drain Diode Voltage	I <sub>SD</sub> = 20A	_	-	1.0	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 40A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	32	ns
Q <sub>RR</sub>	Reverse Recovered Charge	I <sub>SD</sub> = 40A, dI <sub>SD</sub> /dt = 100A/μs	_	_	18	nC

- Package current limitation is 80A.
   Starting T<sub>J</sub> = 25°C, L = 51uH, I<sub>AS</sub> = 64A, V<sub>DD</sub> = 27V, V<sub>GS</sub> = 10V.
   Pulse width = 100s.








Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability



0.01

Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

t<sub>AV</sub>, TIME IN AVALANCHE (ms)

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs Gate **Voltage and Drain Current** 




Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

# Typical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted




Figure 11. Normalized Gate Threshold Voltage vs
Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Current

### **Test Circuits and Waveforms**




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

#### **PSPICE Electrical Model** .SUBCKT FDP8874 2 1 3; rev May 2004 Ca 12 8 2.3e-9 Cb 15 14 2.25e-9 LDRAIN DPLCAP DRAIN Cin 6 8 2.9e-9 10 Dbody 7 5 DbodyMOD RLDRAIN RSLC1 Dbreak 5 11 DbreakMOD DBREAK Dplcap 10 5 DplcapMOD RSLC2 § FSI C 11 Ebreak 11 7 17 18 33.3 50 Eds 14 8 5 8 1 Egs 13 8 6 8 1 ■ DBODY RDRAIN **EBREAK ESG** Esa 6 10 6 8 1 **FVTHRFS** Evthres 6 21 19 8 1 $\left(\frac{19}{8}\right)$ Evtemp 20 6 18 22 1 MWFAK LGATE **EVTEMP** GATE **RGATE** \_\_\_\_ (18 22 匤 MMFD It 8 17 1 9 20 MSTRO RIGATE Lgate 1 9 8.5e-9 LSOURCE CIN SOURCE Ldrain 2 5 1.0e-9 Lsource 3 7 2.7e-9 RSOURCE RLSOURCE RLgate 1 9 85 RBREAK RLdrain 2 5 10 14 13 13 8 18 RLsource 3 7 27 RVTEMP S1B Mmed 16 6 8 8 MmedMOD СВ 19 CA Mstro 16 6 8 8 MstroMOD IT 14 Mweak 16 21 8 8 MweakMOD VBAT EGS **EDS** Rbreak 17 18 RbreakMOD 1 8 Rdrain 50 16 RdrainMOD 1.7e-3 **RVTHRES** Rgate 9 20 1.9 RŠLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 Rsource 8 7 RsourceMOD 1.7e-3 Rvthres 22 8 RvthresMOD 1 Rvtemp 18 19 RvtempMOD 1 S1a 6 12 13 8 S1AMOD S1b 13 12 13 8 S1BMOD S2a 6 15 14 13 S2AMOD S2b 13 15 14 13 S2BMOD Vbat 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))\*(PWR(V(5,51)/(1e-6\*500),10))} .MODEL DbodyMOD D (IS=4.1E-12 IKF=10 N=1.01 RS=2e-3 TRS1=8e-4 TRS2=2e-7 + CJO=1.22e-9 M=0.57 TT=3e-12 XTI=3) .MODEL DbreakMOD D (RS=8e-2 TRS1=1e-3 TRS2=-8.9e-6) .MODEL DplcapMOD D (CJO=1.12e-9 IS=1e-30 N=10 M=0.42) .MODEL MmedMOD NMOS (VTO=2 KP=9 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=1.9) .MODEL MstroMOD NMOS (VTO=2.5 KP=390 IS=1e-30 N=10 TOX=1 L=1u W=1u) .MODEL MweakMOD NMOS (VTO=1.72 KP=0.05 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=19 RS=0.1) .MODEL RbreakMOD RES (TC1=8.3e-4 TC2=-8e-7) .MODEL RdrainMOD RES (TC1=7e-3 TC2=3.8e-6) MODEL RSLCMOD RES (TC1=1e-4 TC2=1e-6) .MODEL RsourceMOD RES (TC1=1e-4 TC2=2.5e-6) .MODEL RvthresMOD RES (TC1=-2.4e-3 TC2=-8e-6) .MODEL RvtempMOD RES (TC1=-1.8e-3 TC2=2e-7) .MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4 VOFF=-3) .MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-3 VOFF=-4) .MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2 VOFF=-0.5) .MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2) **FNDS** Note: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

```
SABER Electrical Model
rev May 2004
template FDP8874 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model\ dbodymod=\ (isl=4.1e-12,ikf=10,nl=1.01,rs=2e-3,trs1=8e-4,trs2=2e-7,cjo=1.22e-9,m=0.57,tt=3e-12,xti=3)
dp..model dbreakmod = (rs=8e-2,trs1=1e-3,trs2=-8.9e-6)
dp..model dplcapmod = (cjo=1.12e-9,isl=10e-30,nl=10,m=0.42)
m..model mmedmod = (type=_n,vto=2,kp=9,is=1e-30, tox=1)
m..model mstrongmod = (type=_n, vto=2.5, kp=390, is=1e-30, tox=1)
m..model mweakmod = (type=_n,vto=1.72,kp=0.05,is=1e-30,tox=1,rs=0.1)
                                                                                                            LDRAIN
sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-4,voff=-3)
                                                                    DPLCAP
                                                                                                                     DRAIN
sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3,voff=-4)
                                                                 10
sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-2,voff=-0.5)
                                                                                                            RLDRAIN
sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=-0.5,voff=-2)
                                                                               RSLC1
                                                                               51
c.ca n12 n8 = 2.3e-9
                                                                  RSLC2 €
c.cb n15 n14 = 2.25e-9
                                                                                 ISCI
c.cin n6 n8 = 2.9e-9
                                                                                           DBREAK
dp.dbody n7 n5 = model=dbodymod
                                                                               RDRAIN
                                                               <u>6</u>8
dp.dbreak n5 n11 = model=dbreakmod
                                                          FSG
                                                                                                            DBODY
dp.dplcap n10 n5 = model=dplcapmod
                                                                    EVTHRES
                                                                       (<u>19</u>)
                                                                                             MWEAK
                                         LGATE
                                                         EVTEMP
spe.ebreak n11 n7 n17 n18 = 33.3
                                  GATE
                                                           18
22
                                                                                             EBREAK
spe.eds n14 n8 n5 n8 = 1
                                                                                 ■MMED
spe.egs n13 n8 n6 n8 = 1
                                                                          ←MSTRC
                                         RLGATE
spe.esg n6 n10 n6 n8 = 1
                                                                                                           LSOURCE
spe.evthres n6 n21 n19 n8 = 1
                                                                          CIN
                                                                                                                     SOURCE
spe.evtemp n20 n6 n18 n22 = 1
                                                                                          RSOURCE
                                                                                                           RLSOURCE
i.it n8 n17 = 1
                                                                                                RBREAK
I.lgate n1 n9 = 8.5e-9
I.Idrain n2 n5 = 1.0e-9
                                                                                                        ₹RVTEMP
                                                                  oS2B
I.Isource n3 n7 = 2.7e-9
                                                                                                          19
                                                    СА
                                                                                           ΙT
                                                                                              (♠
                                                                               14
res.rlgate n1 n9 = 85
                                                                                                           VBAT
res.rldrain n2 n5 = 10
                                                            EGS
                                                                       EDS
res.rlsource n3 n7 = 27
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
                                                                                               RVTHRES
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod. l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=8.3e-4,tc2=-8e-7
res.rdrain n50 n16 = 1.7e-3, tc1=7e-3,tc2=3.8e-6
res.rgate n9 n20 = 1.9
res.rslc1 n5 n51 = 1e-6, tc1=1e-4,tc2=1e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 1.7e-3, tc1=1e-4,tc2=2.5e-6
res.rvthres n22 n8 = 1, tc1=-2.4e-3,tc2=-8e-6
res.rvtemp n18 n19 = 1. tc1=-1.8e-3.tc2=2e-7
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/500))** 10))
```

#### **PSPICE Thermal Model** JUNCTION REV 23 May 2004 FDP8874T CTHERM1 TH 6 1.9e-3 CTHERM2 6 5 2.8e-3 CTHERM3 5 4 3.5e-3 RTHERM1 CTHERM1 CTHERM4 4 3 3.6e-3 CTHERM5 3 2 4.0e-3 CTHERM6 2 TL 1.6e-2 RTHERM1 TH 6 3.8e-2 RTHERM2 6 5 5.0e-2 RTHERM3 5 4 1.0e-1 RTHERM2 CTHERM2 RTHERM4 4 3 1.8e-1 RTHERM5 3 2 3.5e-1 RTHERM6 2 TL 3.7e-1 5 SABER Thermal Model SABER thermal model FDP8874T RTHERM3 CTHERM3 template thermal\_model th tl thermal\_c th, tl ctherm.ctherm1 th 6 =1.9e-3 ctherm.ctherm2 6 5 = 2.8e-3 ctherm.ctherm3 5 4 =3.5e-3 ctherm.ctherm4 4 3 =3.6e-3 ctherm.ctherm5 3 2 =4.0e-3 RTHERM4 CTHERM4 ctherm.ctherm6 2 tl =1.6e-2 rtherm.rtherm1 th 6 = 3.8e-2 rtherm.rtherm2 6 5 =5.0e-2 3 rtherm.rtherm3 5 4 =1.0e-1 rtherm.rtherm4 4 3 =1.8e-1 rtherm.rtherm5 3 2 =3.5e-1 RTHERM5 CTHERM5 rtherm.rtherm6 2 tl =3.7e-1 2 RTHERM6 CTHERM6 CASE tl

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative