# Low Voltage Synchronous Buck Controller

The NCP1586 is a low cost PWM controller designed to operate from a 5 V or 12 V supply. This device is capable of producing an output voltage as low as 0.8 V. This 8-pin device provides an optimal level of integration to reduce size and cost of the power supply. The NCP1586 provides a 1 A gate driver design and an internally set 275 kHz oscillator. In addition to the 1 A gate drive capability, other efficiency enhancing features of the gate driver include adaptive non-overlap circuitry. The NCP1586 also incorporates an externally compensated error amplifier and a capacitor programmable soft-start function. Protection features include programmable short circuit protection and under voltage lockout (UVLO). The NCP1586 comes in an 8-pin SOIC package.

#### Features

- Input Voltage Range from 4.5 to 13.2 V
- 275 kHz Internal Oscillator
- Boost Pin Operates to 26.5 V
- Voltage Mode PWM Control
- 0.8 V  $\pm 1.0$  % Internal Reference Voltage
- Adjustable Output Voltage
- Capacitor Programmable Soft-Start
- Internal 1 A Gate Drivers
- 80% Max Duty Cycle
- Input Under Voltage Lockout
- Programmable Current Limit
- This is a Pb–Free Device

## Applications

- Graphics Cards
- Desktop Computers
- Servers / Networking
- DSP & FPGA Power Supply
- DC-DC Regulator Modules



# **ON Semiconductor®**

http://onsemi.com


# MARKING DIAGRAM





- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Device





#### **ORDERING INFORMATION**

| Device      | Package             | Shipping <sup>†</sup> |
|-------------|---------------------|-----------------------|
| NCP1586DR2G | SOIC-8<br>(Pb-Free) | 2500/Tape & Reel      |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






Figure 1. Typical Application Diagram





#### PIN FUNCTION DESCRIPTION

| Pin No. | Symbol          | Description  |
|---------|-----------------|--|
| 1       | BST             | Supply rail for the floating top gate driver. To form a boost circuit, use an external diode to bring the desired input voltage to this pin (cathode connected to BST pin). Connect a capacitor ( $C_{BST}$ ) between this pin and the PHASE pin. Typical values for $C_{BST}$ range from 0.1 $\mu$ F to 1 $\mu$ F. Ensure that $C_{BST}$ is placed near the IC. |
| 2       | TG              | Top gate MOSFET driver pin. Connect this pin to the gate of the top N-Channel MOSFET.  |
| 3       | GND             | IC ground reference. All control circuits are referenced to this pin.  |
| 4       | BG              | Bottom gate MOSFET driver pin. Connect this pin to the gate of the bottom N-Channel MOSFET.  |
| 5       | V <sub>CC</sub> | Supply rail for the internal circuitry. Operating supply range is 4.5 V to 13.2 V. Decouple with a 1 $\mu$ F capacitor to GND. Ensure that this decoupling capacitor is placed near the IC.  |
| 6       | FB              | This pin is the inverting input to the error amplifier. Use this pin in conjunction with the COMP pin to compensate the voltage-control feedback loop. Connect this pin to the output resistor divider (if used) or directly to V <sub>out</sub> .   |
| 7       | COMP/DIS        | Compensation Pin. This is the output of the error amplifier (EA) and the non-inverting input of the PWM comparator. Use this pin in conjunction with the FB pin to compensate the voltage-control feedback loop. The compensation capacitor also acts as a soft-start capacitor. Pull this pin low for disable.  |
| 8       | PHASE           | Switch node pin. This is the reference for the floating top gate driver. Connect this pin to the source of the top MOSFET.   |

#### **ABSOLUTE MAXIMUM RATINGS**

| Pin Name                                 | Symbol          | V <sub>MAX</sub>   | V <sub>MIN</sub>              |
|--|-----------------|--|-------------------------------|
| Main Supply Voltage Input                | V <sub>CC</sub> | 15 V   | –0.3 V                        |
| Bootstrap Supply Voltage Input           | BST             | 30 V wrt/GND<br>15 V wrt/PHASE<br>35 V wrt/GND for < 50 ns | –0.3 V                        |
| Switching Node (Bootstrap Supply Return) | PHASE           | 26 V   | -0.7 V<br>-5.0 V for < 50 ns  |
| High–Side Driver Output (Top Gate)       | TG              | 30 V wrt/GND<br>15 V wrt/PHASE                             | –0.3 V<br>wrt/PHASE           |
| Low-Side Driver Output (Bottom Gate)     | BG              | 15 V   | -0.3 V<br>-2.0 V for < 200 ns |
| Feedback                                 | FB              | 5.5 V  | –0.3 V                        |
| COMP/DISABLE                             | COMP/DIS        | 5.5 V  | –0.3 V                        |

#### MAXIMUM RATINGS

| Rating   | Symbol              | Value       | Unit |
|--|---------------------|-------------|------|
| Thermal Resistance, Junction-to-Ambient                                  | $R_{	ext{	heta}JA}$ | 165         | °C/W |
| Thermal Resistance, Junction-to-Case                                     | $R_{\theta JC}$     | 45          | °C/W |
| NCP1586 Operating Junction Temperature Range                             | TJ                  | 0 to 125    | °C   |
| NCP1586 Operating Ambient Temperature Range                              | T <sub>A</sub>      | 0 to 70     | °C   |
| Storage Temperature Range  | T <sub>stg</sub>    | -55 to +150 | °C   |
| Lead Temperature Soldering (10 sec): Reflow (SMD styles only)<br>Pb-Free |                     | 260         | °C   |
| Moisture Sensitivity Level   | MSL                 | 1           | -    |


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

| <b>ELECTRICAL CHARACTERISTICS</b> (0°C < $T_A$ < 70°C; 4.5 V < $V_{CC}$ < 13.2 V, 4.5 V < BST < 26.5 V, $C_{TG}$ = $C_{BG}$ = 1.0 nF |
|--|
| (REF:NTD30N02), for min/max values unless otherwise noted.)  |

| Characteristic                                      | Conditions  | Min  | Тур  | Max  | Unit      |
|---|---|------|------|------|-----------|
| Input Voltage Range                                 | -   | 4.5  | -    | 13.2 | V         |
| loost Voltage Range –                               |   | 4.5  | -    | 26.5 | V         |
| Supply Current                                      |   |      |      |      |           |
| Boost Quiescent Current                             | $V_{FB}$ = 1.0 V, No Switching, $V_{CC}$ = 13.2 V | 0.1  | -    | 0.9  | mA        |
| Quiescent Supply Current                            | $V_{FB}$ = 1.0 V, No Switching, $V_{CC}$ = 13.2 V | 1.0  | -    | 4.0  | mA        |
| Under Voltage Lockout                               |   |      |      |      |           |
| UVLO Threshold                                      | V <sub>CC</sub> Rising Edge                       | 3.9  | 4.0  | 4.1  | V         |
| UVLO Hysteresis                                     | -   | 365  | 415  | 465  | mV        |
| Switching Regulator                                 |   |      |      |      |           |
| VFB Feedback Voltage,<br>Control Loop in Regulation | $T_A = 0$ to $70^{\circ}C$                        | 792  | 800  | 808  | mV        |
| Oscillator Frequency                                | T <sub>A</sub> = 0 to 70°C                        | 250  | 275  | 300  | kHz       |
| Ramp-Amplitude Voltage                              |   | 0.8  | 1.1  | 1.4  | V         |
| Minimum Duty Cycle                                  |   | 0    | -    | -    | %         |
| Maximum Duty Cycle                                  |   | 70   | 75   | 80   | %         |
| BG Minimum On Time                                  |   | _    | 500  | -    | ns        |
| Error Amplifier (GM)                                |   |      |      |      |           |
| Transconductance                                    |   | 3.0  | -    | 4.4  | mmho      |
| Open Loop DC Gain                                   |   | 55   | 70   | -    | DB        |
| Output Source Current                               | V <sub>FB</sub> < 0.8 V                           | 80   | 120  | -    | μΑ        |
| Output Sink Current                                 | V <sub>FB</sub> > 0.8 V                           | 80   | 120  | -    |           |
| Input Offset Voltage                                |   | -2.0 | 0    | 2.0  | mV        |
| Input Bias Current                                  |   | -    | 0.1  | 1.0  | μΑ        |
| Soft-Start  |   |      |      | -    |           |
| SS Source Current                                   | V <sub>FB</sub> < 0.8 V                           | 8.0  | -    | 14   | μΑ        |
| Switch Over Threshold                               | V <sub>FB</sub> = 0.8 V                           | -    | 100  | -    | % of Vret |
| Gate Drivers  |   |      |      |      |           |
| Upper Gate Source                                   |   | -    | 1.0  | -    | А         |
| Upper Gate Sink                                     | V <sub>CC</sub> = 12 V, VTG = VBG = 2.0 V         | _    | 1.0  | -    | А         |
| Lower Gate Source                                   | $V_{CC} = 12$ V, VIG = VBG = 2.0 V                | -    | 1.0  | -    | А         |
| Lower Gate Sink                                     |   | _    | 1.0  | -    | А         |
| TG Falling to BG Rising Delay                       | V <sub>CC</sub> = 12 V, TG < 2.0 V, BG > 2.0 V    | _    | 40   | 90   | ns        |
| BG Falling to TG Rising Delay                       | V <sub>CC</sub> = 12 V, BG < 2.0 V, TG > 2.0 V    | -    | 40   | 90   | ns        |
| Enable Threshold                                    |   | 0.3  | 0.4  | 0.5  | V         |
| Over-Current Protection                             |   |      |      |      |           |
| OCSET Current Source                                | Sourced from BG pin, before SS                    | -    | 10   | -    | μΑ        |
| OC Switch–Over Threshold                            |   | -    | 700  | -    | mV        |
| Fixed OC Threshold                                  |   | -    | -375 | -    | mV        |

### **TYPICAL CHARACTERIZATION CURVES**

(T<sub>A</sub> =  $25^{\circ}$ C unless otherwise noted)



#### DETAILED OPERATING DESCRIPTION

#### General

The NCP1586 is an 8–pin PWM controller intended for DC–DC conversion from 5.0 V & 12 V buses. The NCP1586 has a 1 A internal gate driver circuit designed to drive N–channel MOSFETs in a synchronous–rectifier buck topology. The output voltage of the converter can be precisely regulated down to 800 mV  $\pm 1.0\%$  when the V<sub>FB</sub> pin is tied to V<sub>OUT</sub>. The switching frequency, is internally set to 275 kHz. A high gain operational transconductance error amplifier (OTA) is used.

#### **Duty Cycle and Maximum Pulse Width Limits**

In steady state DC operation, the duty cycle will stabilize at an operating point defined by the ratio of the input to the output voltage. The NCP1586 can achieve an 80% duty cycle. There is a built in off-time which ensures that the bootstrap supply is charged every cycle. The NCP1586 can allow a 12 V to 0.8 V conversion at 275 kHz.

#### Input Voltage Range (V<sub>CC</sub> and BST)

The input voltage range for both  $V_{CC}$  and BST is 4.5 V to 13.2 V with respect to GND and PHASE, respectively. Although BST is rated at 13.2 V with respect to PHASE, it can also tolerate 26.4 V with respect to GND.

#### External Enable/Disable


When the Comp pin voltage falls or is pulled externally below the 400 mV threshold, it disables the PWM Logic and the gate drive outputs. In this disabled mode, the operational transconductance amplifier (EOTA) output source current is reduced and limited to the Soft–Start mode of 10  $\mu$ A.

#### Normal Shutdown Behavior

Normal shutdown occurs when the IC stops switching because the input supply reaches UVLO threshold. In this case, switching stops, the internal SS is discharged, and all GATE pins go low. The switch node enters a high impedance state and the output capacitors discharge through the load with no ringing on the output voltage.

#### External Soft-Start

The NCP1586 features an external soft-start function, which reduces inrush current and overshoot of the output voltage. Soft-start is achieved by using the internal current source of 10  $\mu$ A (typ), which charges the external integrator capacitor of the transconductance amplifier. Figure 7 is a typical soft-start sequence. This sequence begins once V<sub>CC</sub> surpasses its UVLO threshold and OCP programming is complete. During soft-start, as the Comp Pin rises through 400 mV, the PWM Logic and gate drives are enabled. When the feedback voltage crosses 800 mV, the EOTA will be given control to switch to its higher regulation mode output current of 120  $\mu$ A.



#### UVLO

Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when  $V_{CC}$  is too low to support the internal rails and power the converter. For the NCP1586, the UVLO is set to ensure that the IC will start up when  $V_{CC}$  reaches 4.1 V and shutdown when  $V_{CC}$  drops below 3.6 V. This permits operation when converting from a 5.0 input voltage.

#### **Overcurrent Threshold Setting**

NCP1586 allows to easily program an Overcurrent Threshold ranging from 50 mV to 550 mV, simply by adding a resistor (RSET) between BG and GND. During a short period of time following  $V_{CC}$  rising over UVLO threshold, an internal 10 µA current (I<sub>OCSET</sub>) is sourced from BG pin, determining a voltage drop across R<sub>OCSET</sub>. This voltage drop will be sampled and internally held by the device as Overcurrent Threshold. The OC setting procedure overall time length is about 6 ms. Connecting a R<sub>OCSET</sub> resistor between BG and GND, the programmed threshold will be:

$$I_{OCth} = \frac{I_{OCSET} \cdot R_{OCSET}}{R_{DS(on)}}$$
 (eq. 1)

RSET values range from 5 k $\Omega$  to 55 k $\Omega$ . In case R<sub>OCSET</sub> is not connected, the device switches the OCP threshold to a fixed 375 mV value: an internal safety clamp on BG is triggered as soon as BG voltage reaches 700 mV, enabling the 375 mV fixed threshold and ending OC setting phase. The current trip threshold tolerance is ±25 mV. The accuracy of the set point is best at the highest set point (550 mV). The accuracy will decrease as the set point decreases.

#### **Current Limit Protection**

In case of a short circuit or overload, the low-side (LS) FET will conduct large currents. The controller will shut down the regulator in this situation for protection against overcurrent. The low-side R<sub>DS(on)</sub> sense is implemented at the end of each of the LS-FET turn-on duration to sense the over current trip point. While the LS driver is on, the Phase voltage is compared to the internally generated OCP trip voltage. If the phase voltage is lower than OCP trip voltage, an overcurrent condition occurs and a counter is initiated. When the counter completes, the PWM logic and both HS-FET and LS-FET are turned off. The controller has to go through a Power On Reset (POR) cycle to reset the OCP. The minimum turn-on time of the LS-FET is set to be 500 nS.

#### Drivers

The NCP1586 includes 1 A gate drivers to switch external N-channel MOSFETs. This allows the NCP1586 to address high-power as well as low-power conversion requirements. The gate drivers also include adaptive non-overlap circuitry. The non-overlap circuitry increase efficiency, which minimizes power dissipation, by minimizing the body diode conduction time.

A detailed block diagram of the non-overlap and gate drive circuitry used in the chip is shown in Figure 8.




Figure 8. Block Diagram

Careful selection and layout of external components is required, to realize the full benefit of the onboard drivers. The capacitors between  $V_{CC}$  and GND and between BST and SWN must be placed as close as possible to the IC. The current paths for the TG and BG connections must be optimized. A ground plane should be placed on the closest layer for return currents to GND in order to reduce loop area and inductance in the gate drive circuit.

#### APPLICATION SECTION

#### **Input Capacitor Selection**

The input capacitor has to sustain the ripple current produced during the on time of the upper MOSFET, so it must have a low ESR to minimize the losses. The RMS value of this ripple is:

$$lin_{RMS} = l_{OUT} \sqrt{D \times (1 - D)}$$

where D is the duty cycle,  $Iin_{RMS}$  is the input RMS current, &  $I_{OUT}$  is the load current. The equation reaches its maximum value with D = 0.5. Losses in the input capacitors can be calculated with the following equation:

$$PCIN = ESRCIN \times IinRMS^2$$
,

where  $P_{CIN}$  is the power loose in the input capacitors & ESR<sub>CIN</sub> is the effective series resistance of the input capacitance. Due to large  $d_I/d_t$  through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must be surge protected. Otherwise, capacitor failure could occur.

#### Calculating Input Start-up Current

To calculate the input start up current, the following equation can be used.

$$I_{inrush} = \frac{C_{OUT} \times V_{OUT}}{t_{SS}}$$

where  $I_{inrush}$  is the input current during start-up,  $C_{OUT}$  is the total output capacitance,  $V_{OUT}$  is the desired output voltage, and  $t_{SS}$  is the soft start interval.

If the inrush current is higher than the steady state input current during max load, then the input fuse should be rated accordingly, if one is used.

#### **Calculating Soft Start Time**

To calculate the soft start time, the following equation can be used.


$$t_{SS} = \frac{(CP + CC) \star \Delta V}{I_{SS}}$$

Where  $C_{\rm C}$  is the compensation as well as the soft start capacitor,

C<sub>P</sub> is the additional capacitor that forms the second pole.

ISS is the soft start current

 $\Delta V$  is the comp voltage from zero to until it reaches regulation.



The above calculation includes the delay from comp rising to when output voltage becomes valid.

To calculate the time of output voltage rising to when it reaches regulation;  $\Delta V$  is the difference between the comp voltage reaching regulation and 1.1 V.

#### **Output Capacitor Selection**

The output capacitor is a basic component for the fast response of the power supply. In fact, during load transient, for the first few microseconds it supplies the current to the load. The controller immediately recognizes the load transient and sets the duty cycle to maximum, but the current slope is limited by the inductor value.

During a load step transient the output voltage initial drops due to the current variation inside the capacitor and the ESR. (neglecting the effect of the effective series inductance (ESL)):

$$\Delta V_{OUT-ESR} = \Delta I_{OUT} \times ESR_{COUT},$$

where  $V_{OUT-ESR}$  is the voltage deviation of  $V_{OUT}$  due to the effects of ESR and the ESR<sub>COUT</sub> is the total effective series resistance of the output capacitors.

A minimum capacitor value is required to sustain the current during the load transient without discharging it. The voltage drop due to output capacitor discharge is given by the following equation:

$$\Delta V_{OUT-DISCHARGE} = \frac{\Delta I_{OUT}^2 \times L_{OUT}}{2 \times C_{OUT} \times (V_{IN} \times D - V_{OUT})},$$

where  $V_{OUT-DISCHARGE}$  is the voltage deviation of  $V_{OUT}$  due to the effects of discharge,  $L_{OUT}$  is the output inductor value &  $V_{IN}$  is the input voltage.

It should be noted that  $\Delta V_{OUT-DISCHARGE}$  and  $V_{OUT-ESR}$  are out of phase with each other, and the larger of these two voltages will determine the maximum deviation of the output voltage (neglecting the effect of the ESL).

#### Inductor Selection

Both mechanical and electrical considerations influence the selection of an output inductor. From a mechanical perspective, smaller inductor values generally correspond to smaller physical size. Since the inductor is often one of the largest components in the regulation system, a minimum inductor value is particularly important in space–constrained applications. From an electrical perspective, the maximum current slew rate through the output inductor for a buck regulator is given by:

$$SlewRate_{LOUT} = \frac{V_{IN} - V_{OUT}}{L_{OUT}}$$


This equation implies that larger inductor values limit the regulator's ability to slew current through the output inductor in response to output load transients. Consequently, output capacitors must supply the load current until the inductor current reaches the output load current level. This results in larger values of output capacitance to maintain tight output voltage regulation. In contrast, smaller values of inductance increase the regulator's maximum achievable slew rate and decrease the necessary capacitance, at the expense of higher ripple current. The peak-to-peak ripple current is given by the following equation:

$$lpk - pk_{LOUT} = \frac{V_{OUT}(1 - D)}{L_{OUT} \times 275 \text{ kHz}},$$

where Ipk- $pk_{LOUT}$  is the peak to peak current of the output. From this equation it is clear that the ripple current increases as  $L_{OUT}$  decreases, emphasizing the trade-off between dynamic response and ripple current.

#### **Feedback and Compensation**

The NCP1586 allows the output of the DC–DC converter to be adjusted from 0.8 V to 5.0 V via an external resistor divider network. The controller will try to maintain 0.8 V at the feedback pin. Thus, if a resistor divider circuit was placed across the feedback pin to  $V_{OUT}$ , the controller will regulate the output voltage proportional to the resistor divider network in order to maintain 0.8 V at the FB pin.



The relationship between the resistor divider network above and the output voltage is shown in the following equation:

$$\mathsf{R}_2 = \mathsf{R}_1 \times \Big( \frac{\mathsf{VREF}}{\mathsf{VOUT} - \mathsf{VREF}} \Big).$$

Resistor R1 is selected based on a design tradeoff between efficiency and output voltage accuracy. For high values of R1 there is less current consumption in the feedback network, However the trade off is output voltage accuracy due to the bias current in the error amplifier. The output voltage error of this bias current can be estimated using the following equation (neglecting resistor tolerance):

$$\text{Error\%} = \frac{0.1 \ \mu\text{A} \times \text{R}_1}{\text{VREF}} \times 100\%.$$

Once R1 has been determined, R2 can be calculated.




Figure 9. Type II Transconductance Error Amplifier

Figure 9 shows a typical Type II transconductance error amplifier (EOTA). The compensation network consists of the internal error amplifier and the impedance networks ZIN ( $R_1$ ,  $R_2$ ) and external  $Z_{FB}$  ( $R_c$ ,  $C_c$  and  $C_p$ ). The compensation network has to provide a closed loop transfer function with the highest 0 dB crossing frequency to have fast response (but always lower than  $F_{SW}/8$ ) and the highest gain in DC conditions to minimize the load regulation. A stable control loop has a gain crossing with -20 dB/decade slope and a phase margin greater than 45°. Include worst–case component variations when determining phase margin. Loop stability is defined by the compensation network around the EOTA, the output capacitor, output inductor and the output divider. Figure 10. shows the open loop and closed loop gain plots.

#### **Compensation Network Frequency:**

The inductor and capacitor form a double pole at the frequency

$$F_{LC} = \frac{1}{2\pi \cdot \sqrt{L_{O} \cdot C_{O}}}$$

The ESR of the output capacitor creates a "zero" at the frequency,

$$FESR = \frac{1}{2\pi \cdot ESR \cdot C_O}$$

The zero of the compensation network is formed as,

$$F_{Z} = \frac{1}{2\pi \cdot R_{C}C_{C}}$$

The pole of the compensation network is calculated as,

$$\mathsf{FP} = \frac{1}{2\pi \cdot \mathsf{RC} \cdot \mathsf{CP}}$$




Figure 10. Gain Plot of the Error Amplifier

#### **Thermal Considerations**

The power dissipation of the NCP1586 varies with the MOSFETs used,  $V_{CC}$ , and the boost voltage ( $V_{BST}$ ). The average MOSFET gate current typically dominates the control IC power dissipation. The IC power dissipation is determined by the formula:

$$P_{IC} = (I_{CC} \cdot V_{CC}) + P_{TG} + P_{BG}.$$

Where:

 $P_{IC}$  = control IC power dissipation,

 $I_{CC} = IC$  measured supply current,

 $V_{CC} = IC$  supply voltage,

 $P_{TG}$  = top gate driver losses,

 $P_{BG}$  = bottom gate driver losses.

The upper (switching) MOSFET gate driver losses are:

$$PTG = QTG \cdot fSW \cdot VBST.$$

Where:

 $Q_{TG}$  = total upper MOSFET gate charge at  $V_{BST}$ ,

 $f_{SW}$  = the switching frequency,

 $V_{BST}$  = the BST pin voltage.

The lower (synchronous) MOSFET gate driver losses are:

Where:

 $Q_{BG}$  = total lower MOSFET gate charge at  $V_{CC}$ .

The junction temperature of the control IC can then be calculated as:

$$T_{J} = T_{A} + P_{IC} \cdot \theta_{JA}$$

Where:

 $T_J$  = the junction temperature of the IC,

 $T_A$  = the ambient temperature,

 $\theta_{JA}$  = the junction-to-ambient thermal resistance of the IC package.

The package thermal resistance can be obtained from the specifications section of this data sheet and a calculation can be made to determine the IC junction temperature. However, it should be noted that the physical layout of the board, the proximity of other heat sources such as MOSFETs and inductors, and the amount of metal connected to the IC, impact the temperature of the device. Use these calculations as a guide, but measurements should be taken in the actual application.

#### Layout Considerations

As in any high frequency switching converter, layout is very important. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces. The critical components should be located as close together as possible using ground plane construction or single point grounding. The figure below shows the critical power components of the converter. To minimize the voltage overshoot the interconnecting wires indicated by heavy lines should be part of ground or power plane in a printed circuit board. The components shown in the figure below should be located as close together as possible. Please note that the capacitors CIN and COUT each represent numerous physical capacitors. It is desirable to locate the NCP1586 within 1 inch of the MOSFETs, Q1 and Q2. The circuit traces for the MOSFETs' gate and source connections from the NCP1586 must be sized to handle up to 2 A peak current.




Figure 11. Components to be Considered for Layout Specifications

#### **Design Example**

Switching Frequency  $F_{SW} = 275 \text{ KHZ}$ Output Capacitance  $C_{ESR} = 45 \text{ m}\Omega/\text{Each}$ Output Capacitance  $C_{out} = 3600 \,\mu\text{F}$ Output Inductance  $L_{out} = 0.75 \,\mu\text{H}$ Input Voltage  $V_{in} = 12 \,\text{V}$ Output Voltage  $V_{out} = 1.2 \,\text{V}$ 

Choose the loop gain crossover frequency;

$$F_{CO} = \frac{1}{10} * F_{SW} = 27 \text{ kHz}$$

The corner frequency of the output filter is calculated below;

$$F_{LC} = \frac{1}{2 \star \pi \star \sqrt{0.75 \ \mu H \star 3600 \ \mu F}} = 3.062 \ \text{kHz}$$
 Let  $R_C = 1500$ 

Check that the ESR zero frequency is not too high;

$$F_{ESR} = \frac{1}{2 \star \pi \cdot R_{C} \cdot C_{O}} < \frac{F_{SW}}{5}$$

This condition is mandatory for loop stability.

# Zero of the compensation network is calculated as follows;

$$F_{Z} = F_{LC}$$

$$C_{C} = \frac{1}{2^{*}\pi^{*}F_{Z}^{*}R_{C}}$$

$$= \frac{1}{2^{*}\pi^{*}3.06 \text{ kHz}^{*}1500} = 35 \text{ nF}$$

The compensation capacitor also acts as the soft-start capacitor. By adjusting the value of this compensation capacitor, the soft-start time can be adjusted.


Pole of the compensation network is calculated as follows;

$$F_{P} = 5 * F_{CO} = 135 \text{ kHz}$$
$$C_{P} = \frac{1}{2 * \pi * F_{P} * R_{C}}$$
$$C_{P} = \frac{1}{2 * \pi * 135 \text{ kHz} * 1500} = 785 \text{ pF}$$

The recommended compensation values are;


 $R_{C} = 1500, C_{C} = 35 \text{ nF}, C_{P} = 785 \text{ pF}$ 


The NCP1586 bode plot as measured from the network analyzer is shown below.



Top plot: Phase–Frequency (Phase Margin = 62.519°) Bottom plot: Gain–Frequency (UGBW= 5 MHz)


#### Figure 12. Typical Bode plot of the Open-loop Frequency Response of the NCP1586





#### BILL OF MATERIALS

| Item Number | Part Reference                 | Value      | Manufacturer           |  |
|-------------|--------------------------------|------------|------------------------|--|
| 1           | C1, C2, C4                     | 1500 μF    | PANASONIC              |  |
| 2           | C5, C6, C7, C22                | 22 μF      | ТДК                    |  |
| 3           | C8                             | 1 μF       | TAIYO YUDEN            |  |
| 4           | C11                            | 0.1 μF     | AVX                    |  |
| 5           | C12, C13                       | 1800 μF    | PANASONIC              |  |
| 6           | C16, C17, C18, C19             | 10 μF      | PANASONIC              |  |
| 7           | C20                            | OPEN       | -                      |  |
| 8           | C21                            | OPEN       | -                      |  |
| 9           | CR1                            | BAS116LT1  | ON SEMICONDUCTOR       |  |
| 10          | CC                             | 0.039 μF   | PANASONIC              |  |
| 11          | СР                             | 680pF      | PANASONIC              |  |
| 12          | J1, J2, J3, J4, J5, J6, J7, J8 | 2PIN       | ЗМ                     |  |
| 13          | J9                             | 20PIN 2ROW | MOLEX                  |  |
| 14          | J23                            | 5PIN       | PASTERNACK ENTERPRISES |  |
| 15          | L1                             | 0.75 μH    | токо                   |  |
| 16          | L2                             | 0.86 μH    | PULSE                  |  |
| 17          | Q1, Q3, Q5, Q7                 | 40N03      | ON SEMICONDUCTOR       |  |
| 18          | Q2, Q4, Q6, Q8                 | 40N03R     | ON SEMICONDUCTOR       |  |
| 20          | R1                             | 10         | PANASONIC              |  |
| 21          | R2                             | OPEN       | -                      |  |
| 22          | R3                             | 1.02k      | DALE                   |  |
| 23          | R4                             | OPEN       | -                      |  |
| 24          | R5                             | 5.11       | DALE                   |  |
| 25          | R6, R7, R639                   | 0          | PANASONIC              |  |
| 26          | R8                             | OPEN       | _                      |  |
| 29          | R638                           | 49.9       | DALE                   |  |
| 30          | RC                             | 1.5k       | PANASONIC              |  |
| 31          | U1                             | NCP1586    | ON SEMICONDUCTOR       |  |



# **TYPICAL PERFORMANCE CHARACTERISTICS**






Figure 15. Overcurrent Protection (12 A DC Trip)




Figure 16. Start-Up Sequence

24

Zoom 1 Ch2 -5.0mV 200µs





Figure 17. Start-Up Waveforms









\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

| DOCUMENT NUMBER:  | 98ASB42564B  | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |  |  |
|---|--|---|--|--|--|
| DESCRIPTION:  | SOIC-8 NB  | PAGE 1 OF   |  |  |  |
| ON Semiconductor reserves the right<br>the suitability of its products for any pa | ON Semiconductor and I are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically<br>disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the<br>rights of others. |   |  |  |  |

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

| STYLE 3:<br>PIN 1. DRAIN, DIE #1<br>2. DRAIN, #1<br>3. DRAIN, #2<br>4. DRAIN, #2<br>5. GATE, #2<br>6. SOURCE, #2<br>7. GATE, #1<br>8. SOURCE, #1                            |
|---|
| STYLE 7:<br>PIN 1. INPUT<br>2. EXTERNAL BYPASS<br>3. THIRD STAGE SOURCE<br>4. GROUND<br>5. DRAIN<br>6. GATE 3<br>7. SECOND STAGE Vd<br>8. FIRST STAGE Vd                    |
| STYLE 11:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>7. DRAIN 1<br>8. DRAIN 1   |
| STYLE 15:<br>PIN 1. ANODE 1<br>2. ANODE 1<br>3. ANODE 1<br>4. ANODE 1<br>5. CATHODE, COMMON<br>6. CATHODE, COMMON<br>7. CATHODE, COMMON<br>8. CATHODE, COMMON               |
| STYLE 19:<br>PIN 1. SOURCE 1<br>2. GATE 1<br>3. SOURCE 2<br>4. GATE 2<br>5. DRAIN 2<br>6. MIRROR 2<br>7. DRAIN 1<br>8. MIRROR 1   |
| STYLE 23:<br>PIN 1. LINE 1 IN<br>2. COMMON ANODE/GND<br>3. COMMON ANODE/GND<br>4. LINE 2 IN<br>5. LINE 2 OUT<br>6. COMMON ANODE/GND<br>7. COMMON ANODE/GND<br>8. LINE 1 OUT |
| STYLE 27:<br>PIN 1. ILIMIT<br>2. OVLO<br>3. UVLO<br>4. INPUT+<br>5. SOURCE<br>6. SOURCE<br>7. SOURCE<br>8. DRAIN  |

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET 3. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

| DOCUMENT NUMBER:   | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |  |  |
|--|-------------|---|--|--|
| DESCRIPTION: SOIC-8 NB PAGE 2  |             | PAGE 2 OF 2   |  |  |
| ON Semiconductor and interview of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.<br>ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the |             |   |  |  |

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative