# **Overvoltage Up to +30 V and Down to -30 V with Load Switch Function**

NCP373 is an over-voltage and over-current protection device. From IN to VBUS, the part acts as a load switch protection, with programmable current regulation. The current protection is externally adjustable, up to 400 mA or 1300 mA, depending on selected version.

Additional voltage protection is available, from VBUS to IN. Due to built–in low  $R_{DS(on)}$  NMOS FET, the host system is protected against positive and negative voltages up to  $\pm 28$  V.

The embedded over-current and over-voltage protection allow the device to sustain extreme conditions from short circuit on USB connector, or defective WA or USB port.

Because to the NCP373 using internal NMOS, the system cost and the PCB area of the application board are minimized.

NCP373 provides a negative going flag ( $\overline{FLAG}$ ) output, which alerts the system that a fault has occurred.

### Features

- Adjustable Over-current
- Over-voltage Protection Up to 28 V and Down to -28 V
- Logic pins  $\overline{\text{EN}}$  and  $\overline{\text{DIR}}$
- Thermal Shutdown
- On-chip low R<sub>DS(on)</sub> NMOS Transistors
- Over-voltage Lockout (OVLO)
- Soft-start
- Real Shutdown Mode
- Alert FLAG Output
- Compliance to IEC61000-4-2 (Level 4) 8 kV (Contact)

15 kV (Air)

- ESD Ratings: Machine Model = B Human Body Model = 2
- 12 Leads LLGA 3X3 mm Package
- These are Pb–Free Devices


### **Typical Applications**

- USB ports
- Tablets
- Set Top Box
- Cell Phones



## **ON Semiconductor®**

http://onsemi.com



(Top View)

7

llim

6

RES3

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.

1




Figure 1. Typical Host Application Circuit






Figure 2. Typical Portable Application Circuit

### FUNCTIONAL BLOCK DIAGRAM





#### **PIN FUNCTION DESCRIPTION**

Pin	Pin Name	Туре	Description
1,2	VBUS	POWER	VBUS voltage pins: must be hardwired together on the PCB. These pins are connected to the VBUS connector, and are protected against positive and negative overvoltage events. A 1 $\mu$ F low ESR ceramic capacitor, or larger, must be connected between these pins and GND.
3	GND	POWER	Ground
4	RES1	INPUT	Reserved pin. Must be connected to GND potential and used for IC test.
5	RES2	INPUT	Reserved pin. Must be connected to GND potential and used for IC test.
6	RES3	INPUT	Reserved pin. Must be connected to GND potential and used for IC test.
7	llim	OUTPUT	Current Limit Pin. This pin provides the reference, based on the internal band-gap voltage reference, to limit the over current, across internal N-MOSFET. A 0.1% tolerance resistor shall be used to get the highest accuracy of the Over Current Limit.

### **PIN FUNCTION DESCRIPTION**

Pin	Pin Name	Туре	Description
8	EN	INPUT	Enable Pin. In combination with DIR, the internal NMOSes are turned on if Battery is applied on the IN pins. (See logic table) In enable mode, the internal Over-Current protection is activated from IN to VBUS. When enable mode is disabled, the NCP373 current consumption, into IN pin, is drastically decreased to limit current leakage of the self powered devices.
9	DIR	INPUT	Direct Mode pin. This pin can be used, in combination with Enable pin, for the front end protection applications like wireless devices. In this case, the part can be used as +/- OVP only. See logic table.
10	FLAG	OUTPUT	Fault indication pin. This pin allows an external system to detect fault condition. The FLAG pin goes low when input voltage exceeds OVLO threshold or drops below UVLO threshold (charging mode), charge current from IN to VBus exceeds current limit or internal temperature exceeds thermal shutdown limit. Since the FLAG pin is open drain functionality, an external pull up resistor to VBat must be added (10 k $\Omega$ minimum value).
11	IN	POWER	IN pin. In Front end application this pin is connected to CCCV device input or PMIC input. In host application, this pin is connected to upstream DCDC. This pin is used as power supply of the core and current from IN to VBUS is then limited to the external
12	NC	NA	Not internally connected. Can be connected to any potential.
13	PAD1	POWER	Drain connection of the back to back MOSFET's. This exposed pad mustn't be connected to any other potential and must be used for thermal dissipation of the internal MOSFETs.

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Minimum Voltage (VBus to GND)	Vmin <sub>VBUS</sub>	-30	V
Minimum Voltage (All others to GND)	V <sub>min</sub>	-0.3	V
Maximum Voltage (VBus to GND)	Vmax <sub>VBUS</sub>	30	V
Maximum Voltage (IN to GND)	Vmax <sub>IN</sub>	10	V
Maximum Voltage (VBus to Vin)	Vmax <sub>VBUS-VIN</sub>	±30	V
Maximum Voltage (All others to GND)	V <sub>max</sub>	7	V
Maximum DC current NCP373MU04TXG Charge Mode Vbus Mode NCP373MU13TXG Charge Mode Vbus Mode	l <sub>in</sub>	500 500 2 1.5	mA mA A A
Thermal Resistance, Junction-to-Air, (Note 1)	$R_{ heta JA}$	200	°C/W
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Junction Operating temperature	TJ	150	°C
ESD Withstand Voltage (IEC 61000–4–2) Human Body Model (HBM), Model = 2, (Note 2) Machine Model (MM) Model = B, (Note 3)	Vesd	15 kV air, 8 kV contact 2000 V 200 V	kV V V
Moisture Sensitivity	MSL	Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The  $R_{\theta JA}$  is highly dependent on the PCB heat sink area (connected to PAD1). See PCB recommendation paragraph.

Human Body Model, 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114.
Machine Model, 200 pF discharged through all pins following specification JESD22/A115.

**ELECTRICAL CHARACTERISTICS** Min / Max limits values ( $-40^{\circ}C < T_A < +85^{\circ}C$ ) and IN = +5 V (Unless otherwise noted). Typical values are  $T_A = +25^{\circ}C$ 

Characteristics	Symbols	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>in</sub>		2.5	1	5.5	V
Vbus Voltage Range	Vvbus	All modes	-28		28	V
		All modes IN = 5 V	-23			
Under Voltage Lockout Threshold	UVLO	Vbus falls down UVLO threshold Disable, Charge mode and Enhance Modes	2.6	2.7	2.8	V
Under Voltage Lockout Hysteresis	UVLO <sub>hyst</sub>	Vbus rises up UVLO threshold + UVLO <sub>hyst</sub>	45	60	75	mV
Over voltage Lockout threshold	OVLO	Vbus rises up OVLO threshold	5.6	5.77	5.9	V
Over Voltage Lockout Hysteresis	OVLO <sub>hyst</sub>	Vbus falls down to $OVLO-OVLO_{hyst}$	45	65	90	mV
Vbus versus IN Resistance IN versus Vbus Resistance	R <sub>Dson</sub>	Vbus = 5 V, or IN = 5 V Direct Mode, Load connected to V <sub>out</sub> NCP373MU04TXG NCP373MU13TXG		200 130	300 220	mΩ
Quiescent Current	Idd <sub>IN</sub>	No load. Vbus mode, Vin= 5 V		200	315	μA
Standby Current	Idd <sub>STD</sub>	No load, IN = 5 V. Standby mode, No Vbus		0.02	1	μΑ
Current limit	I <sub>OCP</sub>	IN = 5 V, Load on Vbus, Vbus mode R <sub>ILIM</sub> = 0 Ω NCP373MU04TXG NCP373MU13TXG	330 1100	400 1300	470 1500	mA
FLAG Output Low Voltage	Vol <sub>flag</sub>	Fault mode Sink 1 mA on FLAG pin			400	mV
FLAG Leakage Current	FLAG <sub>leak</sub>	FLAG level = 5.5 V		1		nA
DIR Voltage High	V <sub>ih</sub>		1.2			V
DIR Voltage Low	Vol				0.4	V
DIR Leakage current	DIR <sub>leak</sub>	DIR = 5.5 V		300		nA
EN Voltage High	V <sub>ih</sub>		1.2			V
EN Voltage Low	V <sub>ol</sub>				0.4	V
EN Leakage current	EN <sub>leak</sub>	<del>EN</del> = 5.5 V		300		nA
Thermal Shutdown temperature	T <sub>SD</sub>			150		°C
Thermal Shutdown Hysteresis	T <sub>SDHYST</sub>			30		°C

### TIMINGS

Vbus MODE

Start Up Delay	Ton <sub>Vbus</sub>	$\label{eq:IN} \begin{array}{l} \text{IN} \geq 2.5 \text{ V, from } \overline{\text{EN}} = 1.2 \text{ to } 0.4 \text{ to} \\ \text{Vbus} \geq 0.3 \text{ V} \\ \text{Vbus Mode} \end{array}$	0.6	1.2	1.8	ms
FLAG going up Delay	Tstart <sub>vbus</sub>	From IN $\ge$ 0.3 V FLAG = 1.2 V, Vbus Mode	0.6	1.2	1.8	ms
Rearming Delay	t <sub>RRD</sub>	IN > .2.5 V, $R_{in}$ = 1 $\Omega$ Vbus Mode, after fault	15	30	45	ms
Over Current Regulation Time	t <sub>reg</sub>	IN > 2.6, Vbus > 0.3 V Vbus Mode	0.5	1.2	1.8	ms
OCP delay time	t <sub>OCP</sub>	From I Vbus > I <sub>lim</sub> , 1 A/1 μs		5		μs

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

**ELECTRICAL CHARACTERISTICS** Min / Max limits values ( $-40^{\circ}C < T_A < +85^{\circ}C$ ) and IN = +5 V (Unless otherwise noted). Typical values are  $T_A = +25^{\circ}C$ 

Characteristics Symbols Conditions Min Typ Max Unit
---

TIMINGS

Vbus MODE

Vbus Disable time	T <sub>VbusDIS</sub>	From EN = 0.4 V to 1.2 V, to Vbus < 0.3 V. IN = 5 V		2.5		μs
Turn off delay	t <sub>off</sub>	From IN > OVLO to Vbus $\leq$ 0.3 V Vin increasing from 5 V to 8 V at 3 V/µs		1.5	5	μs
CHARGING MODE						
Start Up Delay	t <sub>on</sub>	From Vbus > UVLO to IN = 0.3 V , charging mode	15	30	45	ms

FLAG going up Delay	t <sub>start</sub>	From IN>0.3V to $\overline{FLAG} = 1.2 V$	15	30	45	ms
Turn off delay	t <sub>off</sub>	From Vbus > OVLO to IN $\leq$ 0.3 V Vin increasing from 5 V to 8V at 3V/µs		1.5	5	μs
Alert delay	t <sub>stop</sub>	$\label{eq:sphere:phi} \begin{array}{l} \mbox{From Vbus} > \mbox{OVLO to } \overline{FLAG} \leq 0.4 \ V \\ \mbox{See Figures 3and 9} \\ \mbox{Vin increasing from 5 V to 8 V at 3 V/} \mu s \end{array}$		1.5		μs
Disable time	t <sub>dis</sub>	$\overline{\text{EN}}$ = 1.2 V, From $\overline{\text{DIR}}$ = 0.4 to 1.2 V to IN $\leq$ 0.3 V		2.5		μs

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.

### **TYPICAL OPERATING CHARACTERISTICS**

#### Operation

The NCP373acts as an over-voltage in charge mode, when wall adapter or Vbus cable is connected to Vbus pin of the device. The downstream system (transceiver, CCCV charger..) are protected up to +30 V if charging voltage exceeds OVLO threshold (5.77 V). Thanks to a back to back architecture, the Vbus pin is also protected against reverse polarity connection, coming from wrong USB cables. This negative protection acts down to -30 V.

In *disable mode* ( $\overline{\text{EN}} = 1$ ,  $\overline{\text{DIR}} = 1$ ), there is no current consumption on IN pin and MSOFETs are turned off (Vbus cable disconnected)

The NCP373 provides over-current from IN to Vbus by selecting Vbus mode.

To active Vbus mode (USB port on), the  $\overline{\text{EN}}$  pin must be tied low. In this case, MOSFET are turned on and current is measure in the branch. If the sinking current on the Vbus pin is above the programmed current on Ilim pin (can be programmed up to 400 mA), the Vbus current is regulated around Iocp during treg time. If the overload is present at the end of this timer, the MOSFET are turned off and automatic rearming cycle is activated. With  $T_{reg}/T_{rrd}$  cycle until overload is present.

#### Over-voltage Lockout (OVLO)

To protect the connected system on IN pins, from external over-voltage coming from USB connector or Wall Adapter, through Vbus pin, the device has a built-in over-voltage lock out (OVLO) circuit. During over-voltage condition, the output remains disabled until the input voltage exceeds OVLO (Vbus pin).

The OVLO comparator is available in all modes.

Additional OVLO thresholds ranging from OVLO can be manufactured. Please contact your ON Semiconductor representative for further information.

FLAG output is tied to low until Vin is higher than OVLO. This circuit has a built–in hysteresis to provide noise immunity to transient conditions.

#### **Over-Current protection (OCP)**

This device integrates over current protection function, from IN to Vbus port (400 mA version and 1300 mA version).

That means the current across the internal NMOS is regulated when the value, set by external  $R_{lim}$  resistor, exceeds  $I_{limit}$  during an internal timer.

An internal resistor is placed in series with the pin allowing to have a maximum OCP value when I lim pin is directly connected to GND.

By adding external resistors in series with I lim and GND, the OCP value is decreased. The Rlim tolerance is important to keep a good accuracy. So a value between 0.1% and 1% won't have an impact on the OCP accuracy. Nevertheless, the higher  $R_{lim}$  value, the lower Over current protection accuracy.

Indeed, the current is measured by a voltage comparator on a serial resistance. If this voltage drop comes very small, the offset of the internal comparator will have an impact on the accuracy. So a division by more than three times with Rlim will degrade drastically the overcurrent accuracy.

The current limit calculation formula for the NCP373MU04TXG is:

$$\mathsf{R}_{\mathsf{LIM04}} = \left(\frac{11521}{\mathsf{I}_{\mathsf{OCP}}}\right) - 29035 \quad \Omega$$

The current limit calculation formula for the NCP373MU13TXG is:

$$\mathsf{R}_{\mathsf{LIM13}} = \left(\frac{37717}{\mathsf{I}_{\mathsf{OCP}}}\right) - 29035 \quad \Omega$$

During over current event, NMOSes are opened and  $\overline{FLAG}$  output is tied to low, allowing the  $\mu$ Controller to take


into account the fault event and then disable reverse charge path.

#### **VBus Mode**

To access to the Vbus mode,  $\overline{\text{DIR}}$  pin must be tied to high (>1.2) and  $\overline{\text{EN}}$  must be tied from high to low (< 0.4 V).

In that case, the core of the NCP373 will be supplied by the IN, with a 2.5 V minimum voltage and 5.5 V maximum voltage.

In this state, OCP, OVLO and thermal modes are available.



In Vbus Mode,  $\overline{FLAG}$  pin remains available, allowing the  $\mu$ controller to have a status regarding over-voltage

condition, over-current condition or thermal shutdown condition.




Figure 5. FLAG Status in Vbus Mode

#### Logic Inputs

To enable Charge operation (Charge Mode), the  $\overline{\text{DIR}}$  pin shall be forced to low and  $\overline{\text{EN}}$  to high. A high level on the

DIR pin disconnects IN pin from Vbus pin. DIR does not overdrive an OVLO or UVLO fault (FLAG status is still available).

#### Table 1. TABLE SELECTION OF CHARGE MODES

				Protection	
DIR	EN	MODE	OVP @ VBUS (+28 V, -28 V, OVLO 5.77 V)	OCP (IN to VBUS)	OCP (VBUS to IN)
0	0	NA	NA	NA	NA
0	1	Charge	Yes	NA	NA
1	0	VBUS	Yes	Yes	NA
1	1	Disable	Yes (out off)	NA	NA

#### **Negative Voltage and Reverse Current**

The device protects the system connected on IN pin from negative voltage occurring on Vbus pin, down to -28 V. When a negative voltage occurs, the IN pins are disconnected from Vbus pins. This negative protection is available in all modes


#### **Thermal Shutdown Protection**

In case of internal overheating, the integrated thermal shutdown protection allows to open the internal MOSFET

in order to instantaneously decrease the device temperature. The thermal threshold has been set at  $150^{\circ}$ C. FLAG is then tied to low to inform the MCU.

As the thermal hysteresis is 30°C, the MOSFET will be closed as soon the device temperature falls down to 120°C.

If the fault event is still present, the temperature increase one more time and engages the thermal shutdown one more time until fault event disappeared.



#### ESD Tests

The NCP373 conforms to the IEC61000–4–2, level 4 on the Input pin. A 1  $\mu$ F (I.E Murata GRM188R61E105KA12D) must be placed close to the IN pins. If the IEC61000–4–2 is not a requirement, a 100 nF/25 V must be placed between IN and GND.

The above configuration supports 15 kV (Air) and 8 kV (Contact) at the input per IEC61000–4–2 (level 4).


Please refer to Figure 7 for the IEC61000-4-2 electrostatic discharge waveform.

#### **PCB Recommendations**

The under PAD1 of the NCP373 package shall be connected to an isolated PCB area to increase the heat transfer if necessary for an application standpoint.

In any case, the PAD1 shall be not connected to any other potential or GND than the isolated extra copper surface.

Following figure shows copper area according to  $R_{\theta JA}$  and allows the design of the transfer plane connected to PAD1.




### Figure 7. I<sub>peak</sub> = f(t)/IEC61000-4-2

#### ORDERING INFORMATION

Device	Marking	Order Current Limit	Package	Shipping <sup>†</sup>
NCP373MU04TXG	NCAI	400 mA	LLGA12 3 x 3 mm (Pb-Free)	3000 Tape / Reel
NCP373MU13TXG	NC13	1300 mA	LLGA12 3 x 3 mm (Pb-Free)	3000 Tape / Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



¥	
12X L	12 $7 12X 0.10 C A B$

ON Semiconductor®




DATE 28 JUN 2007

NOTES: 1. DIMENSIONING AND TOLERANCING PER DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. 2. 3. 4. MILLIMETERS DIM MIN MAX Α 0.50 0.60 A1 0.00 0.05 0.20 0.30 b D 3.00 BSC D2 E 2.60 2.80 3.00 BSC E2 1.90 2.10 e K 0.50 BSC 0.20 L 0.25 0.35 GENERIC **MARKING DIAGRAM\*** XXXXX XXXXX ALYW= . А = Assembly Location = Wafer Lot L Υ = Year W = Work Week

= Pb-Free Package
(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present.

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON24833D	D Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: 12 PIN LLGA, 3 X 3 X 0.55T, 0.5P PAG					
ON Semiconductor and we retrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability. Including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the						

LLGA12 3x3, 0.5P

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative