

# NTMD5836NL

## Power MOSFET

40 V, Dual N-Channel, SOIC-8

### Features

- Asymmetrical N Channels
- Low  $R_{DS(on)}$
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant


	$V_{(BR)DSS}$	$R_{DS(on)}$ Max	$I_D$ Max (Notes 1 and 2)
Channel 1	40 V	12 m $\Omega$ @ 10 V	11 A
		16 m $\Omega$ @ 4.5 V	
Channel 2	40 V	20 m $\Omega$ @ 10 V	6.5 A
		36.5 m $\Omega$ @ 4.5 V	

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
2. Only selected channel is been powered  
1W applied on channel 1:  $T_J = 1 W * 85^{\circ}C/W + 25^{\circ}C = 110^{\circ}C$




ON Semiconductor®


<http://onsemi.com>



### MARKING DIAGRAM\* AND PIN ASSIGNMENT



SOIC-8  
CASE 751



- A = Assembly Location
- Y = Year
- WW = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

Device	Package	Shipping†
NTMD5836NLR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

# NTMD5836NL

## MAXIMUM RATINGS ( $T_J = 25^\circ\text{C}$ unless otherwise stated)

Parameter	Symbol	Ch 1	Ch 2	Unit		
Drain-to-Source Voltage	$V_{DSS}$	40	40	V		
Gate-to-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V		
Continuous Drain Current $R_{\theta JA}$ (Notes 3 and 4)	Steady State	$T_A = 25^\circ\text{C}$	$I_D$	9.0	5.7	A
		$T_A = 70^\circ\text{C}$		7.2	4.6	
Power Dissipation $R_{\theta JA}$ (Notes 3 and 4)		$T_A = 25^\circ\text{C}$	$P_D$	1.5	1.5	W
		$T_A = 70^\circ\text{C}$		0.9	0.9	
Continuous Drain Current $R_{\theta JA}$ (Notes 3 and 4)	$t \leq 10\text{s}$	$T_A = 25^\circ\text{C}$	$I_D$	11	6.5	A
		$T_A = 70^\circ\text{C}$		8.6	4.6	
Power Dissipation $R_{\theta JA}$ (Notes 3 and 4)		$T_A = 25^\circ\text{C}$	$P_D$	2.1	1.9	W
		$T_A = 70^\circ\text{C}$		1.3	1.2	
Pulsed Drain Current	$t_p = 10 \mu\text{s}$	$I_{DM}$	43	26	A	
Operating Junction and Storage Temperature	$T_J, T_{STG}$	-55 to +150		$^\circ\text{C}$		
Source Current (Body Diode)	$I_S$	10	7.0	A		
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD} = 40\text{V}$ , $V_{GS} = 10\text{V}$ , $L = 0.1\text{mH}$ )	$E_{AS}$	76	22	mJ		
	$I_{AS}$	39	21	A		
Lead Temperature for Soldering Purposes (1/8" from case for 10s)	$T_L$	260		$^\circ\text{C}$		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
- Only selected channel is been powered  
1W applied on channel 1:  $T_J = 1\text{W} * 85^\circ\text{C}/\text{W} + 25^\circ\text{C} = 110^\circ\text{C}$

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Ch 1	Ch 2	Unit
Junction-to-Ambient Steady State (Notes 5 and 7)	$R_{\theta JA}$	85	86	$^\circ\text{C}/\text{W}$
Junction-to-Ambient - $t \leq 10\text{s}$ (Notes 5 and 7)	$R_{\theta JA}$	60	65	
Junction-to-Ambient Steady State (Notes 5 and 8)	$R_{\theta JA}$	59		
Junction-to-Ambient Steady State (Notes 6 and 7)	$R_{\theta JA}$	136	136	

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)
- Surface-mounted on FR4 board using 0.155 in sq (100 mm<sup>2</sup>) pad size
- Only selected channel is been powered  
1W applied on channel 1:  $T_J = 1\text{W} * 85^\circ\text{C}/\text{W} + 25^\circ\text{C} = 110^\circ\text{C}$
- Both channels receive equivalent power dissipation  
1 W applied on each channel:  $T_J = 2\text{W} * 59^\circ\text{C}/\text{W} + 25^\circ\text{C} = 143^\circ\text{C}$

# NTMD5836NL

## ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Condition	Ch	Min	Typ	Max	Unit	
<b>OFF CHARACTERISTICS</b>								
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	Ch 1	40			V	
			Ch 2					
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS} / T_J$		Ch 1		146		mV/ °C	
			Ch 2		25			
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0\text{ V}, V_{DS} = 40\text{ V}$	$T_J = 25^\circ\text{C}$				1.0	$\mu\text{A}$
			Ch 1	Ch 2				
			$T_J = 125^\circ\text{C}$					
			Ch 1	Ch 2				
Gate-to-Source Leakage Current	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$	Ch 1			$\pm 100$	nA	
			Ch 2					

## ON CHARACTERISTICS (Note 9)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\ \mu\text{A}$	Ch 1	1.0	1.8	3.0	V	
			Ch 2	1.0	1.8	3.0		
Negative Threshold Temperature Coefficient	$V_{GS(TH)} / T_J$		Ch 1		6.0		mV/°C	
			Ch 2		6.0			
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 10\text{ A}$	Ch 1		9.5	12	mΩ	
			Ch 2		16.2	20		
			$V_{GS} = 4.5\text{ V}, I_D = 10\text{ A}$	Ch 1		13	16	mΩ
				Ch 2		25.0	36.5	
Forward Transconductance	$g_{FS}$	$V_{DS} = 15\text{ V}, I_D = 10\text{ A}$	Ch 1		10.5		S	
			Ch 2		6.0			
$V_{DS} = 15\text{ V}, I_D = 7\text{ A}$		Ch 1						
		Ch 2						

## CHARGES, CAPACITANCES & GATE RESISTANCE

Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{ V}, f = 1\text{ MHz}, V_{DS} = 20\text{ V}$	Ch 1		2120		pF
			Ch 2		730		
Output Capacitance	$C_{OSS}$		Ch 1		315		
			Ch 2		123		
Reverse Transfer Capacitance	$C_{RSS}$		Ch 1		225		
			Ch 2		84		

9. Pulse Test: pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\%$

10. Switching characteristics are independent of operating junction temperatures

# NTMD5836NL

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Ch	Min	Typ	Max	Unit
<b>CHARGES, CAPACITANCES &amp; GATE RESISTANCE</b>							
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 20V, I <sub>D</sub> = 10A	Ch 1		36	50	nC
		V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V, I <sub>D</sub> = 7 A	Ch 2		16		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V, CH1: I <sub>D</sub> = 10 A, CH2: I <sub>D</sub> = 7 A	Ch 1		15	23	V
			Ch 2		8.5	11	
Gate-to-Source Charge	Q <sub>GS</sub>		Ch 1		2.4		
			Ch 2		1.0		
Gate-to-Drain Charge	Q <sub>GD</sub>		Ch 1		6.9		
			Ch 2		2.8		
Plateau Voltage	V <sub>GP</sub>		Ch 1		7.2		
			Ch 2		4.0		
Gate Resistance	R <sub>G</sub>	Ch 1		3.2			
		Ch 2		3.3			
Gate Resistance	R <sub>G</sub>	Ch 1		1.2		Ω	
		Ch 2		2.1			

## SWITCHING CHARACTERISTICS (Note 10)

Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 20 V, CH1: I <sub>D</sub> = 10 A, CH2: I <sub>D</sub> = 7 A, R <sub>G</sub> = 2.5 Ω	Ch 1		16		ns
			Ch 2		11.5		
Rise Time	t <sub>r</sub>		Ch 1		22		
			Ch 2		14		
Turn-Off Delay Time	t <sub>d(OFF)</sub>		Ch 1		26		
			Ch 2		15.5		
Fall Time	t <sub>f</sub>		Ch 1		8.5		
			Ch 2		3.5		

## DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, CH1: I <sub>D</sub> = 10 A, CH2: I <sub>D</sub> = 7 A	T <sub>J</sub> = 25°C	Ch 1		0.9	1.2	V
				Ch 2		0.85	1.2	
			T <sub>J</sub> = 125°C	Ch 1		0.65		
				Ch 2		0.73		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dI <sub>SD</sub> /dt = 100 A/μs, CH1: I <sub>D</sub> = 10 A, CH2: I <sub>D</sub> = 7 A	Ch 1		27		ns	
Charge Time	T <sub>a</sub>		Ch 2		17			
			Ch 1		14			
Ch 2			11					
Discharge Time	T <sub>b</sub>		Ch 1		13			
			Ch 2		6.0			
Reverse Recovery Charge	Q <sub>RR</sub>		Ch 1		19		nC	
			Ch 2		9.0			

9. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%

10. Switching characteristics are independent of operating junction temperatures

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics - Channel 1




Figure 2. Transfer Characteristics - Channel 1




Figure 3. On-Resistance vs. Gate-to-Source Voltage - Channel 1




Figure 4. On-Resistance vs. Drain Current and Gate Voltage - Channel 1




Figure 5. On-Resistance Variation with Temperature - Channel 1




Figure 6. Drain-to-Source Leakage Current vs. Voltage - Channel 1

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation - Channel 1




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge - Channel 1




Figure 9. Resistive Switching Time Variation vs. Gate Resistance - Channel 1




Figure 10. Diode Forward Voltage vs. Current - Channel 1




Figure 11. Maximum Rated Forward Biased Safe Operating Area - Channel 1




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature - Channel 1

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics - Channel 2




Figure 2. Transfer Characteristics - Channel 2




Figure 3. On-Resistance vs. Gate-to-Source Voltage - Channel 2




Figure 4. On-Resistance vs. Drain Current and Gate Voltage - Channel 2




Figure 5. On-Resistance Variation with Temperature - Channel 2




Figure 6. Drain-to-Source Leakage Current vs. Voltage - Channel 2

TYPICAL PERFORMANCE CURVES




Figure 7. Capacitance Variation - Channel 2




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance - Channel 2




Figure 10. Diode Forward Voltage vs. Current - Channel 2




Figure 11. Maximum Rated Forward Biased Safe Operating Area - Channel 2




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature



# NTMD5836NL

## TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
 A = Assembly Location  
 L = Wafer Lot  
 Y = Year  
 W = Work Week  
 ■ = Pb-Free Package

XXXXXX = Specific Device Code  
 A = Assembly Location  
 Y = Year  
 WW = Work Week  
 ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	SOIC-8 NB	PAGE 1 OF 2

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

- |  |   |   |   |
|--|---|---|---|
| <p><b>STYLE 1:</b><br/>         PIN 1. EMITTER<br/>         2. COLLECTOR<br/>         3. COLLECTOR<br/>         4. EMITTER<br/>         5. EMITTER<br/>         6. BASE<br/>         7. BASE<br/>         8. EMITTER</p>   | <p><b>STYLE 2:</b><br/>         PIN 1. COLLECTOR, DIE, #1<br/>         2. COLLECTOR, #1<br/>         3. COLLECTOR, #2<br/>         4. COLLECTOR, #2<br/>         5. BASE, #2<br/>         6. EMITTER, #2<br/>         7. BASE, #1<br/>         8. EMITTER, #1</p>               | <p><b>STYLE 3:</b><br/>         PIN 1. DRAIN, DIE #1<br/>         2. DRAIN, #1<br/>         3. DRAIN, #2<br/>         4. DRAIN, #2<br/>         5. GATE, #2<br/>         6. SOURCE, #2<br/>         7. GATE, #1<br/>         8. SOURCE, #1</p>                            | <p><b>STYLE 4:</b><br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. ANODE<br/>         4. ANODE<br/>         5. ANODE<br/>         6. ANODE<br/>         7. ANODE<br/>         8. COMMON CATHODE</p>   |
| <p><b>STYLE 5:</b><br/>         PIN 1. DRAIN<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. DRAIN<br/>         5. GATE<br/>         6. GATE<br/>         7. SOURCE<br/>         8. SOURCE</p>   | <p><b>STYLE 6:</b><br/>         PIN 1. SOURCE<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. SOURCE<br/>         5. SOURCE<br/>         6. GATE<br/>         7. GATE<br/>         8. SOURCE</p>  | <p><b>STYLE 7:</b><br/>         PIN 1. INPUT<br/>         2. EXTERNAL BYPASS<br/>         3. THIRD STAGE SOURCE<br/>         4. GROUND<br/>         5. DRAIN<br/>         6. GATE 3<br/>         7. SECOND STAGE Vd<br/>         8. FIRST STAGE Vd</p>                    | <p><b>STYLE 8:</b><br/>         PIN 1. COLLECTOR, DIE #1<br/>         2. BASE, #1<br/>         3. BASE, #2<br/>         4. COLLECTOR, #2<br/>         5. COLLECTOR, #2<br/>         6. EMITTER, #2<br/>         7. EMITTER, #1<br/>         8. COLLECTOR, #1</p>                              |
| <p><b>STYLE 9:</b><br/>         PIN 1. EMITTER, COMMON<br/>         2. COLLECTOR, DIE #1<br/>         3. COLLECTOR, DIE #2<br/>         4. EMITTER, COMMON<br/>         5. EMITTER, COMMON<br/>         6. BASE, DIE #2<br/>         7. BASE, DIE #1<br/>         8. EMITTER, COMMON</p> | <p><b>STYLE 10:</b><br/>         PIN 1. GROUND<br/>         2. BIAS 1<br/>         3. OUTPUT<br/>         4. GROUND<br/>         5. GROUND<br/>         6. BIAS 2<br/>         7. INPUT<br/>         8. GROUND</p>  | <p><b>STYLE 11:</b><br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. DRAIN 2<br/>         7. DRAIN 1<br/>         8. DRAIN 1</p>   | <p><b>STYLE 12:</b><br/>         PIN 1. SOURCE<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>   |
| <p><b>STYLE 13:</b><br/>         PIN 1. N.C.<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>  | <p><b>STYLE 14:</b><br/>         PIN 1. N-SOURCE<br/>         2. N-GATE<br/>         3. P-SOURCE<br/>         4. P-GATE<br/>         5. P-DRAIN<br/>         6. P-DRAIN<br/>         7. N-DRAIN<br/>         8. N-DRAIN</p>   | <p><b>STYLE 15:</b><br/>         PIN 1. ANODE 1<br/>         2. ANODE 1<br/>         3. ANODE 1<br/>         4. ANODE 1<br/>         5. CATHODE, COMMON<br/>         6. CATHODE, COMMON<br/>         7. CATHODE, COMMON<br/>         8. CATHODE, COMMON</p>               | <p><b>STYLE 16:</b><br/>         PIN 1. EMITTER, DIE #1<br/>         2. BASE, DIE #1<br/>         3. EMITTER, DIE #2<br/>         4. BASE, DIE #2<br/>         5. COLLECTOR, DIE #2<br/>         6. COLLECTOR, DIE #2<br/>         7. COLLECTOR, DIE #1<br/>         8. COLLECTOR, DIE #1</p> |
| <p><b>STYLE 17:</b><br/>         PIN 1. VCC<br/>         2. V2OUT<br/>         3. V1OUT<br/>         4. TXE<br/>         5. RXE<br/>         6. VEE<br/>         7. GND<br/>         8. ACC</p>  | <p><b>STYLE 18:</b><br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. CATHODE<br/>         8. CATHODE</p>   | <p><b>STYLE 19:</b><br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. MIRROR 2<br/>         7. DRAIN 1<br/>         8. MIRROR 1</p>   | <p><b>STYLE 20:</b><br/>         PIN 1. SOURCE (N)<br/>         2. GATE (N)<br/>         3. SOURCE (P)<br/>         4. GATE (P)<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>   |
| <p><b>STYLE 21:</b><br/>         PIN 1. CATHODE 1<br/>         2. CATHODE 2<br/>         3. CATHODE 3<br/>         4. CATHODE 4<br/>         5. CATHODE 5<br/>         6. COMMON ANODE<br/>         7. COMMON ANODE<br/>         8. CATHODE 6</p>  | <p><b>STYLE 22:</b><br/>         PIN 1. I/O LINE 1<br/>         2. COMMON CATHODE/VCC<br/>         3. COMMON CATHODE/VCC<br/>         4. I/O LINE 3<br/>         5. COMMON ANODE/GND<br/>         6. I/O LINE 4<br/>         7. I/O LINE 5<br/>         8. COMMON ANODE/GND</p> | <p><b>STYLE 23:</b><br/>         PIN 1. LINE 1 IN<br/>         2. COMMON ANODE/GND<br/>         3. COMMON ANODE/GND<br/>         4. LINE 2 IN<br/>         5. LINE 2 OUT<br/>         6. COMMON ANODE/GND<br/>         7. COMMON ANODE/GND<br/>         8. LINE 1 OUT</p> | <p><b>STYLE 24:</b><br/>         PIN 1. BASE<br/>         2. EMITTER<br/>         3. COLLECTOR/ANODE<br/>         4. COLLECTOR/ANODE<br/>         5. CATHODE<br/>         6. CATHODE<br/>         7. COLLECTOR/ANODE<br/>         8. COLLECTOR/ANODE</p>                                      |
| <p><b>STYLE 25:</b><br/>         PIN 1. VIN<br/>         2. N/C<br/>         3. REXT<br/>         4. GND<br/>         5. IOUT<br/>         6. IOUT<br/>         7. IOUT<br/>         8. IOUT</p>   | <p><b>STYLE 26:</b><br/>         PIN 1. GND<br/>         2. dv/dt<br/>         3. ENABLE<br/>         4. ILIMIT<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. VCC</p>  | <p><b>STYLE 27:</b><br/>         PIN 1. ILIMIT<br/>         2. OVLO<br/>         3. UVLO<br/>         4. INPUT+<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. DRAIN</p>  | <p><b>STYLE 28:</b><br/>         PIN 1. SW_TO_GND<br/>         2. DASIC OFF<br/>         3. DASIC_SW_DET<br/>         4. GND<br/>         5. V_MON<br/>         6. VBULK<br/>         7. VBULK<br/>         8. VIN</p>  |
| <p><b>STYLE 29:</b><br/>         PIN 1. BASE, DIE #1<br/>         2. EMITTER, #1<br/>         3. BASE, #2<br/>         4. EMITTER, #2<br/>         5. COLLECTOR, #2<br/>         6. COLLECTOR, #2<br/>         7. COLLECTOR, #1<br/>         8. COLLECTOR, #1</p>                        | <p><b>STYLE 30:</b><br/>         PIN 1. DRAIN 1<br/>         2. DRAIN 1<br/>         3. GATE 2<br/>         4. SOURCE 2<br/>         5. SOURCE 1/DRAIN 2<br/>         6. SOURCE 1/DRAIN 2<br/>         7. SOURCE 1/DRAIN 2<br/>         8. GATE 1</p>                           |   |   |

<b>DOCUMENT NUMBER:</b>	<b>98ASB42564B</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>SOIC-8 NB</b>	<b>PAGE 2 OF 2</b>

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**onsemi Website:** [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

**North American Technical Support:**

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:**

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative