# **Power MOSFET**

# -30 V, -2.3 A, Dual P-Channel, TSOP-6

#### **Features**

- Fast Switching Speed
- Low Gate Charge
- Low R<sub>DS(on)</sub>
- Independently Connected Devices to Provide Design Flexibility
- This is a Pb-Free Device

### **Applications**

- Load Switch
- Battery Protection
- Portable Devices Like PDAs, Cellular Phones and Hard Drives

#### **MAXIMUM RATINGS** (T<sub>.1</sub> = 25°C unless otherwise noted)

Paramet	Symbol	Value	Unit		
Drain-to-Source Voltage	$V_{DSS}$	-30	V		
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain	Steady T <sub>A</sub> = 25°C		I <sub>D</sub>	-2.1	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C		-1.5	
	t ≤ 5 s	T <sub>A</sub> = 25°C		-2.3	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.1	W
	t ≤ 5 s			1.3	
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	-1.5	Α
Current (Note 2)	State	T <sub>A</sub> = 85°C		-1.1	
Power Dissipation (Note 2)	T <sub>A</sub> = 25°C		$P_{D}$	0.6	W
Pulsed Drain Current	Pulsed Drain Current $t_p = 10 \mu s$			-10	Α
Operating Junction and Sto	T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C		
Source Current (Body Diod	I <sub>S</sub>	-0.8	Α		
Lead Temperature for Solde (1/8" from case for 10 s)	TL	260	°C		

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	115	°C/W
Junction-to-Ambient - Steady State (Note 2)		225	
Junction-to-Ambient - t ≤ 5 s (Note 1)		95	
Junction-to-Case - Steady State (Note 1)	$R_{\theta JC}$	40	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- When surface mounted to an FR4 board using 1 in. pad size (Cu. area = 1.2 in<sup>2</sup> [1 oz] including traces)
- When surface mounted to an FR4 board using minimum recommended pad size (Cu. area = 0.047 in<sup>2</sup>)



## ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max
-30 V	160 mΩ @ –10 V
-30 V	280 mΩ @ -4.5 V





TSOP-6 CASE 318G STYLE 13



S8 = Specific Device Code
M = Date Code\*
= Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation may vary depending upon manufacturing location.

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTGD4161PT1G	TSOP-6 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub>=25°C unless otherwise stated)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•		•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				22		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			-1.0	μΑ
		$V_{DS} = -24 \text{ V}$	T <sub>J</sub> = 125°C			-10	7
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{G}$	<sub>SS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= -250 μΑ	-1.0	-1.9	-3.0	V
Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-4.7		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = -10 \text{ V}, \text{ I}$	<sub>D</sub> = -2.1 A		105	160	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -1.6 \text{ A}$			190	280	
Forward Transconductance	9FS	$V_{DS} = -5.0 \text{ V}, I_D = -2.1 \text{ A}$			2.7		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = -15 V, f = 1.0 MHz, V <sub>GS</sub> = 0 V			281		pF
Output Capacitance	C <sub>OSS</sub>				50		7
Reverse Transfer Capacitance	C <sub>RSS</sub>	- 63			28		
Total Gate Charge	Q <sub>G(TOT)</sub>				5.6	7.1	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = -10 \text{ V}, V_{DS} = -5.0 \text{ V},$ $I_{D} = -2.1 \text{A}$			0.65		
Gate-to-Source Charge	Q <sub>GS</sub>				1.2		
Gate-to-Drain Charge	$Q_{GD}$				0.90		
SWITCHING CHARACTERISTICS (No	ote 4)						
Turn-On Delay Time	t <sub>d(on)</sub>				7.6	14	ns
Rise Time	t <sub>r</sub>	$V_{GS} = -4.5 \text{ V, V}$	<sub>DD</sub> = -15 V,		9.2	23	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -1.0 \text{ A}, \text{ R}$			12.5	20	
Fall Time	t <sub>f</sub>				4.5	12	
DRAIN-SOURCE DIODE CHARACTE	RISTICS						•
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V},$ $I_{S} = -0.8 \text{ A}$	T <sub>J</sub> = 25°C		-0.79	-1.2	V
			T <sub>J</sub> = 125°C		-0.65		
Reverse Recovery Time	t <sub>RR</sub>				8.0		
Charge Time	ta	$V_{GS} = 0 \text{ V, dI}_S/\text{dt} = 100 \text{ A/}\mu\text{s,}$ $I_S = -0.8 \text{ A}$			5.7		ns
Discharge Time	t <sub>b</sub>				2.3		
Reverse Recovery Charge	Q <sub>RR</sub>				3		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

### **TYPICAL PERFORMANCE CURVES**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On–Resistance versus Gate–to–Source Voltage




Figure 4. On–Resistance versus Drain Current and Temperature




Figure 5. On–Resistance Variation with Temperature




Figure 6. On–Resistance Variation with Temperature

### **TYPICAL PERFORMANCE CURVES**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Diode Forward Voltage versus Current

Figure 10. Maximum Rated Forward Biased Safe Operating Area

dc

100




Figure 11. FET Thermal Response



Δ1

STYLE 13: PIN 1. GATE 1

2. SOURCE 2

3. GATE 2

4. DRAIN 2

5. SOURCE 1

DRAIN 1

### TSOP-6 CASE 318G-02 **ISSUE V**

12

C SEATING PLANE

**DATE 12 JUN 2012** 

STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR

3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR

2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O

STYLE 12:



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
  PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.


	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
Ĺ	0.20	0.40	0.60	
L2	0.25 BSC			
М	Uo.		100	


STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1

STYLE 11:

BASE 1 6. COLLECTOR 2

PIN 1. SOURCE 1






**DETAIL Z** 

Н

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. VZ 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	STYLE 10: PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS 6. D(IN)+

. D(in)	2. DRAIN	2. GND	2. DRAIN 2
. D(in)+	<ol><li>SOURCE</li></ol>	<ol><li>D(OUT)-</li></ol>	3. DRAIN 2
. D(oút)+	4. DRAIN	4. D(IN)-	4. SOURCE 2
. D(out)	5. DRAIN	5. VBUS	5. GATE 1
. GND ´	<ol><li>HIGH VOLTAGE G</li></ol>	GATE 6. D(IN)+	<ol><li>DRAIN 1/GATE 2</li></ol>
14:	STYLE 15:	STYLE 16:	STYLE 17:
. ANODE	PIN 1. ANODE	PIN 1. ANODE/CATHODE	PIN 1. EMITTER
. SOURCE	2. SOURCE	2. BASE	2. BASE
. GATE	3. GATE	<ol><li>EMITTER</li></ol>	<ol><li>ANODE/CATHODE</li></ol>
. CATHODE/DRAIN	4. DRAIN	4. COLLECTOR	4. ANODE
. CATHODE/DRAIN	5. N/C	5. ANODE	<ol><li>CATHODE</li></ol>
. CATHODE/DRAIN	<ol><li>CATHODE</li></ol>	<ol><li>CATHODE</li></ol>	<ol><li>COLLECTOR</li></ol>

# **GENERIC** MARKING DIAGRAM\*



STYLE 14: PIN 1. ANODE

5.

3 GATE

**RECOMMENDED** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





XXX = Specific Device Code

Α =Assembly Location Υ = Year

W = Work Week = Pb-Free Package XXX = Specific Device Code M = Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative