## NTLTD7900ZR2

## Power MOSFET

## 9 A, 20 V, Logic Level, N-Channel Micro8 ${ }^{\text {TM }}$ Leadless

This advanced Power MOSFET contains monolithic back-to-back Zener diodes. These Zener diodes provide protection against ESD and unexpected transients. These miniature surface mount MOSFETs feature ultra low $\mathrm{R}_{\mathrm{DS}(\text { on) }}$ and true logic level performance. This device is designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are DC-DC converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones.

## Features

- Pb-Free Package is Available


## Applications

- Zener Protected Gates Provide Electrostatic Discharge Protection
- Designed to Withstand 4000 V Human Body Model
- Ultra Low $\mathrm{R}_{\mathrm{DS}(\text { on) }}$ Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive - Can be Driven by Logic ICs
- Micro8 Leadless Surface Mount Package - Saves Board Space
- I ${ }_{\text {DSS }}$ Specified at Elevated Temperature

MAXIMUM RATINGS $\left(\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Rating | Symbol | 10 Sec | Steady State | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Drain-to-Source Voltage | $\mathrm{V}_{\text {DSS }}$ | 20 |  | V |
| Gate-to-Source Voltage | $\mathrm{V}_{\mathrm{GS}}$ | $\pm 12$ |  | V |
| $\begin{aligned} & \text { Continuous Drain Current (Note 1) } \\ & T_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{I}_{\mathrm{D}}$ | $\begin{aligned} & 9.0 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.3 \end{aligned}$ | A |
| Pulsed Drain Current $(\mathrm{tp} \leq 10 \mu \mathrm{~s})$ | $\mathrm{I}_{\mathrm{DM}}$ | 30 |  | A |
| Continuous Source-Diode Conduction (Note 1) | $\mathrm{I}_{\text {s }}$ | 2.9 | 1.4 | A |
| Total Power Dissipation (Note 1) $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \end{aligned}$ | $\mathrm{P}_{\mathrm{D}}$ | $\begin{aligned} & 3.2 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.79 \end{aligned}$ | W |
| Operating Junction and Storage Temperature Range | $\mathrm{T}_{\mathrm{J}}, \mathrm{T}_{\text {stg }}$ | -55 to 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance (Note 1) Junction-to-Ambient | $\mathrm{R}_{\text {өJA }}$ | 38 | 82 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. When surface mounted to $1^{\prime \prime} \times 1^{\prime \prime}$ FR-4 board.


## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com
9 AMPERES 20 VOLTS $R_{\text {DS(on) }}=26 \mathrm{~m} \Omega$ $\left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=6.5 \mathrm{~A}\right)$
$R_{\text {DS(on) }}=31 \mathrm{~m} \Omega$
$\left(V_{G S}=2.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=5.8 \mathrm{~A}\right)$

Micro8 LEADLESS
CASE 846C

| A | $=$ Assembly Location |
| :--- | :--- |
| Y | $=$ Year |
| WW | $=$ Work Week |
| - | $=$ Pb-Free Package |

PIN ASSIGNMENT

(Bottom View)

ORDERING INFORMATION
See detailed ordering and shipping information inthe package dimensions section on page 6 of this data sheet.

ELECTRICAL CHARACTERISTICS $\left(T_{J}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS |  |  |  |  |  |
| $\begin{aligned} & \text { Drain-to-Source Breakdown Voltage (Note 2) } \\ & \quad\left(\mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{Adc}\right) \end{aligned}$ | $\mathrm{V}_{\text {(BR) }{ }^{\text {dSS }}}$ | 20 | 24 | - | Vdc |
| $\begin{array}{\|l} \hline \text { Zero Gate Voltage Drain Current } \\ \left(\mathrm{V}_{\mathrm{DS}}=16 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right) \\ \left(\mathrm{V}_{\mathrm{DS}}=16 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{Vdc}, \mathrm{~T}_{J}=85^{\circ} \mathrm{C}\right) \end{array}$ | IDSS | - | - | $\begin{aligned} & 1.0 \\ & 20 \end{aligned}$ | $\mu \mathrm{Adc}$ |
| Gate-Body Leakage Current $\left(\mathrm{V}_{\mathrm{GS}}= \pm 4.5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{DS}}=0 \mathrm{Vdc}\right)$ $\left(\mathrm{V}_{\mathrm{GS}}= \pm 12 \mathrm{Vdc}, \mathrm{V}_{\mathrm{DS}}=0 \mathrm{Vdc}\right)$ | IGSS | - | - | $\begin{aligned} & 1.0 \\ & 500 \end{aligned}$ | uAdc <br> $\mu$ Adc |

ON CHARACTERISTICS (Note 2)

| Gate Threshold Voltage (Note 2) $\left(V_{D S}=V_{G S}, I_{D}=250 \mu \mathrm{Adc}\right)$ | $\mathrm{V}_{\text {GS }}(\mathrm{th})$ | 0.4 | 0.67 | 1.0 | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static Drain-to-Source On-Resistance (Note 2) $\left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=6.5 \mathrm{Adc}\right)$ <br> $\left(\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=5.8 \mathrm{Adc}\right)$ | $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | - | $\begin{aligned} & 21 \\ & 27 \end{aligned}$ | 26 31 | $\mathrm{m} \Omega$ |

DYNAMIC CHARACTERISTICS

| Input Capacitance | $\begin{gathered} \left(V_{D S}=\right. \\ =16 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \\ \mathrm{f}=1.0 \mathrm{MHz}) \end{gathered}$ | $\mathrm{C}_{\text {iss }}$ | - | 7.4 | 15 | pF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Capacitance |  | $\mathrm{C}_{\text {oss }}$ | - | 237 | 400 |  |
| Transfer Capacitance |  | $\mathrm{C}_{\text {rss }}$ | - | 4.1 | 10 | pF |

SWITCHING CHARACTERISTICS (Note 3)

| Turn-On Delay Time | $\begin{gathered} \left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{Vdc}, \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{Vdc},\right. \\ \left.\mathrm{I}_{\mathrm{D}}=1.0 \mathrm{Adc}, \mathrm{R}_{\mathrm{G}}=9.1 \Omega\right) \\ (\text { Note 2) } \end{gathered}$ | $\mathrm{t}_{\mathrm{d} \text { (on) }}$ | - | 0.55 | 1.0 | $\mu \mathrm{S}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Time |  | $\mathrm{t}_{\mathrm{r}}$ | - | 1.17 | 2.0 |  |
| Turn-Off Delay Time |  | $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | - | 1.87 | 3.0 |  |
| Fall Time |  | $\mathrm{t}_{\mathrm{f}}$ | - | 4.8 | 7.0 | $\mu \mathrm{s}$ |
| Gate Charge | $\begin{gathered} \left(\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{Vdc}, \mathrm{I}_{\mathrm{D}}=6.5 \mathrm{Adc},\right. \\ \left.\mathrm{V}_{\mathrm{DS}}=10 \mathrm{Vdc}\right) \\ (\text { Note 2) } \end{gathered}$ | $\mathrm{Q}_{\text {T }}$ | - | 12 | 18 | nC |
|  |  | $Q_{1}$ | - | 0.7 | - |  |
| Gate Charge |  | $Q_{2}$ | - | 3.7 | - | nC |

SOURCE-DRAIN DIODE CHARACTERISTICS

| Forward On-Voltage | $\left(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{Adc}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}\right)$ <br> $\left.\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{Adc}, \mathrm{V}_{\mathrm{GS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{J}}=85^{\circ} \mathrm{C}\right)$ <br> $($ Note 2$)$ | $\mathrm{V}_{\mathrm{SD}}$ | - | 0.69 | 0.8 |
| :--- | :---: | :---: | :---: | :---: | :---: |

2. Pulse Test: Pulse Width $\leq 300 \mu \mathrm{~s}$, Duty Cycle $\leq 2 \%$.
3. Switching characteristics are independent of operating junction temperatures.

## NTLTD7900ZR2

TYPICAL ELECTRICAL CHARACTERISTICS


Figure 1. Gate-Current versus Gate-Source Voltage


Figure 3. On-Region Characteristics


Figure 2. Gate-Current versus Gate-Source Voltage


Figure 4. Transfer Characteristics


Figure 5. On-Resistance versus Drain Current

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals ( $\Delta \mathrm{t})$ are determined by how fast the FET input capacitance can be charged by current from the generator.
The published capacitance data is difficult to use for calculating rise and fall because drain-gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current $\left(\mathrm{I}_{\mathrm{G}(\mathrm{AV})}\right)$ can be made from a rudimentary analysis of the drive circuit so that
$\mathrm{t}=\mathrm{Q} / \mathrm{I}_{\mathrm{G}}(\mathrm{AV})$
During the rise and fall time interval when switching a resistive load, $\mathrm{V}_{\mathrm{GS}}$ remains virtually constant at a level known as the plateau voltage, $\mathrm{V}_{\text {SGP. }}$. Therefore, rise and fall times may be approximated by the following:
$\mathrm{t}_{\mathrm{r}}=\mathrm{Q}_{2} \times \mathrm{R}_{\mathrm{G}} /\left(\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{GSP}}\right)$
$\mathrm{t}_{\mathrm{f}}=\mathrm{Q}_{2} \times \mathrm{R}_{\mathrm{G}} / \mathrm{V}_{\mathrm{GSP}}$
where
$\mathrm{V}_{\mathrm{GG}}=$ the gate drive voltage, which varies from zero to $\mathrm{V}_{\mathrm{GG}}$ $\mathrm{R}_{\mathrm{G}}=$ the gate drive resistance
and $\mathrm{Q}_{2}$ and $\mathrm{V}_{\mathrm{GSP}}$ are read from the gate charge curve.
During the turn-on and turn-off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:
$\mathrm{t}_{\mathrm{d}(\mathrm{on})}=\mathrm{R}_{\mathrm{G}} \mathrm{C}_{\mathrm{iss}} \operatorname{In}\left[\mathrm{V}_{\mathrm{GG}} /\left(\mathrm{V}_{\mathrm{GG}}-\mathrm{V}_{\mathrm{GSP}}\right)\right]$
$t_{\mathrm{d}(\mathrm{off})}=\mathrm{R}_{\mathrm{G}} \mathrm{C}_{\mathrm{iss}} \operatorname{In}\left(\mathrm{V}_{\mathrm{GG}} / \mathrm{V}_{\mathrm{GSP}}\right)$

The capacitance $\left(\mathrm{C}_{\text {iss }}\right)$ is read from the capacitance curve at a voltage corresponding to the off-state condition when calculating $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ and is read at a voltage corresponding to the on-state when calculating $\mathrm{t}_{\mathrm{d}(\mathrm{off})}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 8) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.


Figure 6. Capacitance Variation


Figure 7. Gate-to-Source


Figure 9. Diode Forward Voltage versus Current


Figure 11. Threshold Voltage


Figure 8. Resistive Switching Time Variation versus Gate Resistance


Figure 10. On-Resistance Variation with Temperature


Figure 12. On-Resistance versus Drain Current and Temperature

## NTLTD7900ZR2



Figure 13. Thermal Response

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :--- | :--- |
| NTLTD7900ZR2 | Micro8 LL | $3000 /$ Tape \& Reel |
| NTLTD7900ZR2G | Micro8 LL <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## DFN8 3x3, (MICRO8 LEADLESS)

CASE 846C-01
ISSUE D
DATE 28 JUN 2010


NOTES:

1. Dimensions and tolerancing per asme Y14.5M, 1994
2. CONTROLLING DIMENSION: MILLIMETER.
3. THE TERMINAL \# 1 IDENTIFER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETALLS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INIICATED. THE TERMINAL \# I IDENTIFIER MAY BE EITHERA MOLD OR MARKED FEATURE.
4. DIMENSION D APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 MM AND 0.30 MM FROM TERMINALTIP. 0.25 MM AND 0.30 MM FROM TERMNAL TIP.
DIMENSION LIS THE TERMINL PULL BACK
 ACCEPTABLE. LI IS OPTIONAL.
5. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
6. OPTIONAL SIDE VIEW CAN SHOW LEADS 5 AND 8 REMOVED.

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 3.30 BSC |  |
| B | 3.30 |  |
| BSC |  |  |
| C | 0.85 | 0.95 |
| D | 0.25 | 0.35 |
| E | 1.30 | 1.50 |
| F | 2.55 | 2.75 |
| G | 0.65 |  |
| HSC |  |  |
| H | 0.95 | 1.15 |
| K | 0.25 |  |

## GENERIC MARKING DIAGRAM*

| 1 | - |
| :---: | :---: |
|  | XXXX |
|  | AYWW• |
|  | - |



DIMENSIONS: MILLIMETERS

| XXXX | $=$ Specific Device Code |
| :--- | :--- |
| A | $=$ Assembly Location |
| Y | $=$ Year |
| WW | $=$ Work Week |
| - | $=$ Pb-Free Package |

(Note: Microdot may be in either location)
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, "G" or microdot " $\mathrm{\bullet}$ ", may or may not be present.

For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

| DOCUMENT NUMBER: | 98AON11449D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | DFN8 3X3, (MICRO8 LEADLESS) | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

