# N-Channel Power MOSFET 600 V, 0.75 $\Omega$

#### **Features**

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- 100% Rg Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

# **ABSOLUTE MAXIMUM RATINGS** ( $T_C = 25$ °C unless otherwise noted)

Rating	Symbol	NDF	Unit
Drain-to-Source Voltage	$V_{DSS}$	600	V
Continuous Drain Current, R <sub>θJC</sub> (Note 1)	I <sub>D</sub>	10	Α
Continuous Drain Current $T_A = 100$ °C, $R_{\theta JC}$ (Note 1)	I <sub>D</sub>	6.0	Α
Pulsed Drain Current, t <sub>P</sub> = 10 μs	I <sub>DM</sub>	40	Α
Power Dissipation, $R_{\theta JC}$	$P_{D}$	39	W
Gate-to-Source Voltage	$V_{GS}$	±30	V
Single Pulse Avalanche Energy (L = 6.0 mH, I <sub>D</sub> = 10 A)	E <sub>AS</sub>	300	mJ
ESD (HBM) (JESD22-A114)	V <sub>esd</sub>	3900	V
RMS Isolation Voltage (t = 0.3 sec., R.H. $\leq$ 30%, $T_A$ = 25°C) (Figure 13)	V <sub>ISO</sub>	4500	V
Peak Diode Recovery (Note 2)	dV/dt	4.5	V/ns
MOSFET dV/dt	dV/dt	60	V/ns
Continuous Source Current (Body Diode)	Is	10	Α
Maximum Temperature for Soldering Leads	TL	260	°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Limited by maximum junction temperature.
- 2.  $I_S \le 10$  A,  $di/dt \le 200$  A/ $\mu$ s,  $V_{DD} = 80\%$  BV $_{DSS}$



# ON Semiconductor®

#### www.onsemi.com

V <sub>DSS</sub> (@ T <sub>Jmax</sub> )	R <sub>DS(ON)</sub> (MAX) @ 5 A
650 V	0.75 Ω





NDF10N60ZH TO-220FP CASE 221AH

#### ORDERING AND MARKING INFORMATION

See detailed ordering, marking and shipping information on page 6 of this data sheet.

#### THERMAL RESISTANCE

Parameter	Symbol	NDF10N60Z	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	3.2	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\theta JA}$	50	

<sup>3.</sup> Insertion mounted

#### **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise noted)

Characteristic	Test Conditions	<u> </u>	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA		BV <sub>DSS</sub>	600			V
Breakdown Voltage Temperature Coefficient	Reference to 25°C, I <sub>D</sub> = 1 mA		$\Delta BV_{DSS}/\Delta T_{J}$		0.6		V/°C
Drain-to-Source Leakage Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V	25°C 150°C	I <sub>DSS</sub>			1 50	μΑ
Gate-to-Source Forward Leakage	V <sub>GS</sub> = ±20 V		I <sub>GSS</sub>			±10	μΑ
ON CHARACTERISTICS (Note 4)	<u> </u>				ı		
Static Drain-to-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.0 A		R <sub>DS(on)</sub>		0.65	0.75	Ω
Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 100 μA		V <sub>GS(th)</sub>	3.0	3.9	4.5	V
Forward Transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A		9FS		7.9		S
OYNAMIC CHARACTERISTICS							
Input Capacitance (Note 5)	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		C <sub>iss</sub>	1097	1373	1645	pF
Output Capacitance (Note 5)			C <sub>oss</sub>	118	150	178	
Reverse Transfer Capacitance (Note 5)			C <sub>rss</sub>	20	35	50	
Total Gate Charge (Note 5)			$Q_g$	23	47	68	nC
Gate-to-Source Charge (Note 5)	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 10	) A,	Q <sub>gs</sub>	5.0	9.0	14	
Gate-to-Drain ("Miller") Charge (Note 5)	V <sub>GS</sub> = 10 V		Q <sub>gd</sub>	12	26	36	
Plateau Voltage			V <sub>GP</sub>		6.4		V
Gate Resistance			R <sub>g</sub>	0.5	1.5	4.5	Ω
RESISTIVE SWITCHING CHARACTERISTI	cs						
Turn-On Delay Time			t <sub>d(on)</sub>		15		ns
Rise Time	$V_{DD} = 300 \text{ V}, I_{D} = 10 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{G} = 5 \Omega$		t <sub>r</sub>		31		]
Turn-Off Delay Time			t <sub>d(off)</sub>		40		]
Fall Time			t <sub>f</sub>		23		1
OURCE-DRAIN DIODE CHARACTERIST	ICS (T <sub>C</sub> = 25°C unless other	erwise not	ed)				
Diode Forward Voltage	I <sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V		$V_{SD}$			1.6	V
Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD} = 30 \text{ V}$ $I_{S} = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		t <sub>rr</sub>		395		ns
Reverse Recovery Charge			Q <sub>rr</sub>		3.0		μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.

5. Guaranteed by design.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Source Current vs. Forward Voltage




Figure 11. Maximum Rated Forward Biased Safe Operating Area for NDF10N60Z

#### **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Impedance for NDF10N60Z




Figure 13. Mounting Position for Isolation Test

Measurement made between leads and heatsink with all leads shorted together.


<sup>\*</sup>For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NDF10N60ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF10N60ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **MARKING DIAGRAMS**




A = Location Code


Y = Year


WW = Work Week

G, H = Pb-Free, Halogen-Free Package



**DATE 30 SEP 2014** 







NOTES:

# SECTION D-D

**FRONT VIEW** 






**ALTERNATE CONSTRUCTION** 

# **GENERIC MARKING DIAGRAM\***

 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.
3. CONTOUR UNCONTROLLED IN THIS AREA.

3. CONTOUR UNCONTROLLED IN THIS AREA.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.
5. DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.
6. CONTOURS AND FEATURES OF THE MOLDED PACKAGE BODY.

MAY VARY WITHIN THE ENVEL OR DEFINED BY UNIENSIONS A1



= Assembly Location

WL = Wafer Lot

= Year

WW = Work Week

G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1:		STYLE 2:	
PIN 1.	MAIN TERMINAL 1	PIN 1.	CATHODE
2.	MAIN TERMINAL 2	2.	ANODE
3.	GATE	3.	GATE

DOCUMENT NUMBER:	98AON52577E	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION	TO-220 FULL PACK 3-1 FA	ΔD	PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative