Dual 2-to-4 Decoder/ Demultiplexer

The MC74VHCT139A is an advanced high speed CMOS 2–to–4 decoder/demultiplexer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL devices while maintaining CMOS low power dissipation.

When the device is enabled ($\overline{E} = low$), it can be used for gating or as a data input for demultiplexing operations. When the enable input is held high, all four outputs are fixed high, independent of other inputs.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The device output is compatible with TTL-type input thresholds and the output has a full 5.0 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS logic, or from 1.8 V CMOS logic to 3.0 V CMOS logic while operating at the high-voltage power supply

The MC74VHCT139A input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74VHCT139A to be used to interface 5.0 V circuits to 3.0 V circuits. The output structures also provide protection when $V_{CC} = 0$ V. These input and output structures help prevent device destruction caused by supply voltage–input/output voltage mismatch, battery backup, hot insertion, etc.

Features

- High Speed: $t_{PD} = 5.0 \text{ ns}$ (Typ) at $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) at $T_A = 25^{\circ}C$
- TTL–Compatible Inputs: $V_{IL} = 0.8 V$; $V_{IH} = 2.0 V$
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8 V$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

- Chip Complexity: 100 FETs or 25 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com


		MARKING DIAGRAMS
1	SOIC-16 D SUFFIX CASE 751B	16 A A A A A A A A A A A A A A A A A A A
en frenteter 1	TSSOP-16 DT SUFFIX CASE 948F	16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
G or ■	= Wafer L = Year V = Work W = Pb-Free	/eek

FUNCTION TABLE


	Inputs				Outputs				
Ē	Ē A1 A0				<u>Y2</u>	<u>Y3</u>			
н	X	Х	Н	Н	Н	Н			
L	L	L	L	Н	Н	Н			
L	L	н	н	L	Н	н			
L	Н	L	н	Н	L	Н			
L	н	Н	Н	Н	Н	L			

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.



En A0 A0 A1 Figure 3. Expanded Logic Diagram (1/2 of Device)



MAXIMUM RATINGS

Symbol		Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	Digital Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage	Output in 3–State High or Low State	–0.5 to +7.0 –0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current		-20	mA
Ι _{ΟΚ}	Output Diode Current	±20	mA	
I _{OUT}	DC Output Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pi	ins	±75	mA
PD	Power Dissipation in Still Air	SOIC TSSOP	200 180	mW
T _{STG}	Storage Temperature Range		-65 to +150	°C
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 >2000	V
I _{LATCHUP}	Latchup Performance	Above V_{CC} and Below GND at 125°C (Note 4)	±300	mA
θ_{JA}	Thermal Resistance, Junction-to-An	nbient SOIC TSSOP	143 164	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A

2. Tested to EIA/JESD22-A115-A

3. Tested to JESD22-C101-A

4. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit
V _{CC}	DC Supply Voltage		5.5	V
V _{IN}	DC Input Voltage	0	5.5	V
V _{OUT}	DC Output Voltage Output in 3–State High or Low State		5.5 V _{CC}	V
T _A	Operating Temperature Range, all Package Types		125	°C
t _r , t _f	Input Rise or Fall Time $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 6. Failure Rate vs. Time Junction Temperature


DC CHARACTERISTICS (Voltages Referenced to GND)

			V _{CC}	T _A = 25°C		T _A ≤ 85°C		T _A = − 55 to 125°C			
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		4.5 to 5.5	2			2		2		V
V _{IL}	Maximum Low–Level Input Voltage		4.5 to 5.5			0.8		0.8		0.8	V
V _{OH}	Maximum High–Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50 \ \mu\text{A}$	4.5	4.4	4.5		4.4		4.4		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -8 \text{ mA}$	4.5	3.94			3.8		3.66		
V _{OL}	Maximum Low–Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \ \mu\text{A}$	4.5		0	0.1		0.1		0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = 8 \text{ mA}$	4.5			0.36		0.44		0.52	
I _{IN}	Input Leakage Current	$V_{IN} = 5.5 V \text{ or GND}$	0 to 5.5			±0.1		±1.0		±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			4.0		40.0		40.0	μΑ
I _{CCT}	Additional Quiescent Supply Current (per Pin)	Any one input: $V_{IN} = 3.4 V$ All other inputs: $V_{IN} = V_{CC}$ or GND	5.5			1.35		1.5		1.5	μΑ
I _{OPD}	Output Leakage Current	V _{OUT} = 5.5 V	0			0.5		5		5	μΑ

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0$ ns)

			T _A = 25°C T _A ≤ 85°C		T _A = 25°C		T _A = – 55 to 125°C				
Symbol	Parameter	Test Condi	tions	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF		7.2 9.7	11.0 14.5	1.0 1.0	13.0 16.5	1.0 1.0	13.0 16.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15 pF C _L = 50 pF		5.0 6.5	7.2 9.2	1.0 1.0	8.5 10.5	1.0 1.0	8.5 10.5	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, \overline{E} to Y	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF		6.4 8.9	9.2 12.7	1.0 1.0	11.0 14.5	1.0 1.0	11.0 14.5	ns
		$V_{CC} = 5.0 \pm 0.5 \text{ V}$	C _L = 15 pF C _L = 50 pF		4.4 5.9	6.3 8.3	1.0 1.0	7.5 9.5	1.0 1.0	7.5 9.5	
C _{IN}	Maximum Input Capacitance				4	10		10		10	pF
		Typical @ 25°C, V _{CC} = 5.0V									
C _{PD}	Power Dissipation Capac	itance (Note 5)					26				pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/2$ (per decoder). C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.







Figure 7. Switching Waveform

Figure 8. Switching Waveform



*Includes all probe and jig capacitance

Figure 9. Test Circuit

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHCT139ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74VHCT139ADR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74VHCT139ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74VHCT139ADTRG	TSSOP-16 (Pb-Free)	2500 Tape & Reel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SOIC-16		PAGE 1 OF 1				
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding							

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED				
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1			
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.						

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

Email Requests to: orderlit@onsemi.com onsemi Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative