TinyLogic UHS Universal Configurable Two-Input Logic Gates

NC7SZ57, NC7SZ58

Description

The NC7SZ57 and NC7SZ58 are universal configurable two-input logic gates. Each device is capable of being configured for 1 of 5 unique two-input logic functions. Any possible two-input combinatorial logic function can be implemented, as shown in the *Function Selection Table*. Device functionality is selected by how the device is wired at the board level. *Figures 4 through 13* illustrate how to connect the NC7SZ57 and NC7SZ58, respectively, for the desired logic function. All inputs have been implemented with hysteresis.

The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad V_{CC} operating range. The device is specified to operate over the 1.65 V to 5.5 V V_{CC} operating range. The input and output are high impedance when V_{CC} is 0 V. Inputs tolerate voltages up to 5.5 V independent of V_{CC} operating range.

Features

- Ultra High-Speed
- Capable of Implementing any Two-Input Logic Functions
- Typical Usage Replaces Two (2) TinyLogic Gate Devices
- Reduces Part Counts in Inventory
- Broad V_{CC} Operating Range: 1.65 V to 5.5 V
- Power Down High Impednce Input / Output
- Over-Voltage Tolerant Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise / EMI Reduction Circuitry Implemented
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

www.onsemi.com





SIP6 1.45x1.0 CASE 127EB





UDFN6 1.0X1.0, 0.35P CASE 517DP





SC-88 DF SUFFIX CASE 419B-02



XX, XXX

1

= Specific Device Code

KK = 2-Digit Lot Run Traceability Code XY = 2-Digit Date Code Format Z = Assembly Plant Code

M = Date Code*

= Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 9 of this data sheet.

Pin Configurations




Figure 1. SC70 (Top View)





Figure 3. MicroPak™ (Top Through View)



NOTES:

- AAA represents product code top mark (see <u>Ordering Information</u>).
 Orientation of top mark determines pin one location.
 Reading the top mark left to right, pin one is the lower left pin.

Figure 2. Pin 1 Orientation

PIN DEFINITIONS

Pin # SC70	Pin # MicroPak	Name	Description
1	1	I ₁	Data Input
2	2	GND	Ground
3	3	I ₀	Data Input
4	4	Υ	Output
5	5	V _{CC}	Supply Voltage
6	6	l ₂	Data Input

FUNCTION TABLE

I	Inputs		NC7SZ57	NC7SZ58
l ₂	I ₁	I ₀	$Y = \overline{(I_0)} \cdot \overline{(I_2)} + (I_1) \cdot (I_2)$	$Y = (I_0) \cdot \overline{(I_2)} + \overline{(I_1)} \cdot (I_2)$
L	┙	L	H	L
L	┙	Η	L	Н
L	Ι	L	H	L
L	Н	Н	L	Н
Н	┙	L	L	Н
Н	┙	Η	L	Н
Н	Н	L	Н	L
Н	Н	Н	Н	L

H = HIGH Logic Level L = LOW Logic Level

FUNCTION SELECTION TABLE

2-Input Logic Function	Device Selection	Connection Configuration
2-Input AND	NC7SZ57	Figure 4
2-Input AND with Inverted Input	NC7SZ58	Figure 10, Figure 11
2-Input AND with Both Inputs Inverted	NC7SZ57	Figure 7
2-Input NAND	NC7SZ58	Figure 9
2-Input NAND with Inverted Input	NC7SZ57	Figure 5, Figure 6
2-Input NAND with Both Inputs Inverted	NC7SZ58	Figure 12
2-Input OR	NC7SZ58	Figure 12
2-Input OR with Inverted Input	NC7SZ57	Figure 5, Figure 6
2-Input OR with Both Inputs Inverted	NC7SZ58	Figure 9
2-Input NOR	NC7SZ57	Figure 7
2-Input NOR with Inverted Input	NC7SZ58	Figure 9, Figure 10
2-Input NOR with Both Inputs Inverted	NC7SZ57	Figure 4
2-Input XOR	NC7SZ58	Figure 13
2-Input XNOR	NC7SZ57	Figure 8

NC7SZ57 Logic Configurations

Figure 4 through Figure 8 show the logical functions that can be implemented using the NC7SZ57. The diagrams show the DeMorgan's equivalent logic duals for a given

two-input function. The logical implementation is next to the board-level physical implementation of how the pins of the function should be connected.




Figure 4. 2-Input AND Gate




Figure 5. 2-Input NAND with Inverted A Input




Figure 6. 2-Input NAND with Inverted B Input




Figure 7. 2-Input NOR Gate




Figure 8. 2-Input XNOR Gate

NC7SZ58 Logic Configurations

Figure 9 through Figure 13 show the logical functions that can be implemented using the NC7SZ58. The diagrams show the DeMorgan's equivalent logic duals for a given

two-input function. The logical implementation is next to the board-level physical implementation of how the pins of the function should be connected.




Figure 9. 2-Input NAND Gate




Figure 10. 2-Input AND with Inverted A Input




Figure 11. 2-Input AND with Inverted B Input




Figure 12. 2-Input OR Gate




Figure 13. 2-Input XOR Gate

ABSOLUTE MAXIMUM RATINGS

Symbol	Paramete	r	Min	Max	Unit
V _{CC}	Supply Voltage		-0.5	6.5	V
V _{IN}	DC Input Voltage		-0.5	6.5	V
V _{OUT}	DC Output Voltage		-0.5	6.5	V
I _{IK}	DC Input Diode Current	V _{IN} < 0 V	-	-50	mA
I _{OK}	DC Output Diode Current	V _{OUT} < 0 V	-	-50	mA
I _{OUT}	DC Output Source / Sink Current		-	±50	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current		-	±50	mA
T _{STG}	Storage Temperature Range		-65	+150	°C
TJ	Maximum Junction Temperature under	er Bias	-	+150	°C
T _L	Lead Temperature, Soldering, 10 Sec	conds	-	+260	°C
P_{D}	Power Dissipation in Still Air	SC70-6	-	332	mW
		MicroPak-6	-	812	
		MicroPak2™-6	-	812	
ESD	Human Body Model, JEDEC: JESD22-A114		-	4000	V
	Charge Device Model, JEDEC: JESE)22-C101	-	2000	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	Supply Voltage Operating		1.65	5.5	V
	Supply Voltage Data Retention		1.5	5.5	
V _{IN}	Input Voltage		0	5.5	V
V _{OUT}	Output Voltage		0	V _{CC}	V
T _A	Operating Temperature		-40	+85	°C
$\theta_{\sf JA}$	Thermal Resistance	SC70-6	-	377	°C/W
		MicroPak-6	-	154	
		MicroPak2-6	-	154	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTICAL CHARACTERISTICS


					Т Т	A = +25°	С	T _A = -40 to +85°C		
Symbol	Parameter	V _{CC} (V)	Cor	nditions	Min	Тур	Max	Min	Max	Unit
V _P	Positive Threshold	1.65			_	0.99	1.40	-	1.40	V
	Voltage	2.30	1		-	1.39	1.80	-	1.80	
		3.00			-	1.77	2.20	-	2.20	1
		4.50			-	2.49	3.10	-	3.10	1
		5.50			-	2.95	3.60	-	3.60	1
V _N	Negative Threshold	1.65			0.20	0.50	-	0.20	-	V
	Voltage	2.30			0.40	0.75	-	0.40	-	1
		3.00			0.60	0.99	-	0.60	-	1
		4.50			1.00	1.43	=	1.00	-	1
		5.50			1.20	1.70	=	1.20	-	1
V _H	Hysteresis Voltage	1.65			0.15	0.48	0.90	0.15	0.90	V
	2.30			0.25	0.64	1.10	0.25	1.10	i	
		3.00			0.40	0.78	1.20	0.40	1.20	1
	4.50			0.60	1.06	1.50	0.60	1.50	1	
		5.50			0.70	1.25	1.70	0.70	1.70	1
V _{OH}	HIGH Level Output	1.65	V _{IN} = V _{IH} o	V _{IN} = V _{IH} or V _{IL}		1.65	=	1.55	-	٧
Voltage	Voltage	2.30	$I_{OH} = -100$	0 μΑ	2.20	2.30	=	2.20	-	1
		3.00			2.90	3.00	-	2.90	_	1
		4.50			4.40	4.50	-	4.40	-	1
		1.65	$V_{IN} = V_{IH}$	I _{OH} = -4 mA	1.29	1.52	=	1.29	-	1
		2.30	or V _{IL}	I _{OH} = -8 mA	1.90	2.15	=	1.90	-	1
		3.00		I _{OH} = -16 mA	2.40	2.80	-	2.40	-	
		3.00		I _{OH} = -24 mA	2.30	2.68	-	2.30	-	
		4.50		I _{OH} = -32 mA	3.80	4.20	-	3.80	-	
V_{OL}	LOW Level Output	1.65	$V_{IN} = V_{IH} c$	or V _{IL}	-	-	0.10	-	0.10	٧
	Voltage	2.30	l _{OL} = 100 μ	ιA	-	-	0.10	-	0.10	1
		3.00			-	-	0.10	-	0.10	1
		4.50			-	-	0.10	-	0.10	1
		1.65	$V_{IN} = V_{IH}$	I _{OL} = 4 mA	-	0.08	0.24	-	0.24	
		2.30	or V _{IL}	I _{OL} = 8 mA	_	0.10	0.30	-	0.30	
		3.00		I _{OL} = 16 mA	-	0.15	0.40	-	0.40	
		3.00	1	I _{OL} = 24 mA	_	0.22	0.55	-	0.55	
		4.50		I _{OL} = 32 mA	-	0.22	0.55	-	0.55	
I _{IN}	Input Leakage Current	1.65 to 5.50	V _{IN} = 5.5 \	/, GND	_	-	±0.1	-	±1.0	μΑ
I _{OFF}	Power Off Leakage Current	0	V _{IN} or V _{OL}	_{JT} = 5.5 V	-	-	1	_	10	μΑ
I _{CC}	Quiescent Supply Current	1.65 to 5.5	V _{IN} = 5.5 \	/, GND	-	-	1	-	10	μΑ

AC ELECTRICAL CHARACTERISTICS

					Γ _A = +25°C	;	T _A = -40	to +85°C	
Symbol	Parameter	V _{CC} (V)	Conditions	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay I _n to Y	1.8 ±0.15	C _L = 15 pF,	-	8.0	14.0	-	14.5	ns
(F1¢	(Figure 14, 16)	2.5 ±0.2	$R_L = 1 M\Omega$	-	4.9	8.0	-	8.5	
		3.3 ±0.3		-	3.7	5.3	-	5.7	
		5.0 ±0.5		_	2.8	4.3	-	4.6	
		3.3 ±0.3	C _L = 50 pF,	_	4.2	6.0	-	6.5	ns
		5.0 ±0.5	$R_L = 500 \Omega$	_	3.4	4.9	-	5.3	
C _{IN}	Input Capacitance	0		_	2	-	-	-	pF
C _{PD}	Power Dissipation Capacitance	3.3	(Note 4)	-	14	-	-	_	pF
	(Figure 15)	5.0		-	17	-	-	_	

^{4.} C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 12) C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC}static).


AC Loading and Waveforms



NOTE:

- 5. C_L includes load and stray capacitance.
- 6. Input PRR = 1.0 MHz, $t_W = 500$ ns.

Figure 14. AC Test Circuit



NOTE:

- 7. Input = AC Waveforms.
- 8. PRR = Variable; Duty Cycle = 50%.

Figure 15. I_{CCD} Test Circuit




Figure 16. AC Waveforms

ORDERING INFORMATION

Device	Top Mark	Package	Shipping [†]
NC7SZ57P6X	Z57	6-Lead SC70, EIAJ SC-88, 1.25 mm Wide	3000 / Tape & Reel
NC7SZ57L6X	KK	6-Lead Micropak, 1.0 mm Wide	5000 / Tape & Reel
NC7SZ57FHX	KK	6-Lead, MicroPak2, 1x1 mm Body, .35 mm Pitch	5000 / Tape & Reel
NC7SZ58P6X	Z58	6-Lead SC70, EIAJ SC-88, 1.25 mm Wide	3000 / Tape & Reel
NC7SZ58L6X	LL	6-Lead Micropak, 1.0 mm Wide	5000 / Tape & Reel
NC7SZ58FHX	LL	6-Lead, MicroPak2 , 1x1 mm Body, .35 mm Pitch	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MicroPak and MicroPak2 are trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



DATE 31 AUG 2016



NOTES:

- 1. CONFORMS TO JEDEC STANDARD MO-252 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-2009
 4. PIN ONE IDENTIFIER IS 2X LENGTH OF ANY

 - OTHER LINE IN THE MARK CODE LAYOUT.

DOCUMENT NUMBER:	98AON13590G	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SIP6 1.45X1.0		PAGE 1 OF 1		

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363 CASE 419B-02 **ISSUE Y**

DATE 11 DEC 2012





NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AND DATUM H. DATUMS A AND B ARE DETERMINED AT DATUM H. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.

- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF DIMENSION 6 AT MAXIMUM MATERIAL CONDITION. THE DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT.

	MIL	LIMETE	RS	INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α			1.10			0.043
A1	0.00		0.10	0.000		0.004
A2	0.70	0.90	1.00	0.027	0.035	0.039
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.08	0.15	0.22	0.003	0.006	0.009
D	1.80	2.00	2.20	0.070	0.078	0.086
E	2.00	2.10	2.20	0.078	0.082	0.086
E1	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65 BS	С	0	.026 BS	С
L	0.26	0.36	0.46	0.010	0.014	0.018
L2		0.15 BS	C		0.006 BS	SC
aaa	0.15				0.006	
bbb	0.30				0.012	
ccc		0.10			0.004	
ddd		0.10			0.004	

RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

= Date Code* = Pb-Free Package

(Note: Microdot may be in either location)

- *Date Code orientation and/or position may vary depending upon manufacturing location.
- *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMEN	NT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DE	SCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2		

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y


DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13: PIN 1. ANODE 2. N/C 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 14: PIN 1. VREF 2. GND 3. GND 4. IOUT 5. VEN 6. VCC	STYLE 15: PIN 1. ANODE 1 2. ANODE 2 3. ANODE 3 4. CATHODE 3 5. CATHODE 2 6. CATHODE 1	STYLE 16: PIN 1. BASE 1 2. EMITTER 2 3. COLLECTOR 2 4. BASE 2 5. EMITTER 1 6. COLLECTOR 1	STYLE 17: PIN 1. BASE 1 2. EMITTER 1 3. COLLECTOR 2 4. BASE 2 5. EMITTER 2 6. COLLECTOR 1	STYLE 18: PIN 1. VIN1 2. VCC 3. VOUT2 4. VIN2 5. GND 6. VOUT1
STYLE 19: PIN 1. I OUT 2. GND 3. GND 4. V CC 5. V EN 6. V REF	STYLE 20: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 21: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. N/C 6. CATHODE 1	STYLE 22: PIN 1. D1 (i) 2. GND 3. D2 (i) 4. D2 (c) 5. VBUS 6. D1 (c)	STYLE 23: PIN 1. Vn 2. CH1 3. Vp 4. N/C 5. CH2 6. N/C	STYLE 24: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 25: PIN 1. BASE 1 2. CATHODE 3. COLLECTOR 2 4. BASE 2 5. EMITTER 6. COLLECTOR 1	STYLE 26: PIN 1. SOURCE 1 2. GATE 1 3. DRAIN 2 4. SOURCE 2 5. GATE 2 6. DRAIN 1	STYLE 27: PIN 1. BASE 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. EMITTER 2 6. COLLECTOR 2	STYLE 28: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 29: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE/ANODE 6. CATHODE	STYLE 30: PIN 1. SOURCE 1 2. DRAIN 2 3. DRAIN 2 4. SOURCE 2 5. GATE 1 6. DRAIN 1

Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



DOCUMENT NUMBER:	98AON13593G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN6 1.0X1.0, 0.35P		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative