**ON Semiconductor** 

Is Now

# Onsemi


To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari


# **Quad 2-Input Multiplexer** with 3-State Outputs

The MC74AC257/74ACT257 is a quad 2–input multiplexer with 3–state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (noninverted) form. The outputs may be switched to a high impedance state by placing a logic HIGH on the common Output Enable ( $\overline{OE}$ ) input, allowing the outputs to interface directly with bus–oriented systems.

- Multiplexer Expansion by Tying Outputs Together
- Noninverting 3–State Outputs
- Outputs Source/Sink 24 mA
- 'ACT257 Has TTL Compatible Inputs
- These are Pb–Free Devices



(Top View)



G or = Pb-Free Package

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

# PIN NAME

PIN	FUNCTION			
S	Common Data Select Input			
ŌĒ	3-State Output Enable Input			
I <sub>0a</sub> –I <sub>0d</sub>	Data Inputs from Source 0			
I <sub>1a</sub> –I <sub>1d</sub>	Data Inputs from Source 1			
Z <sub>a</sub> -Z <sub>d</sub>	3-State Multiplexer Outputs			

### **TRUTH TABLE**


Output Enable	Select Input	Data Inputs				Outputs
ŌĒ	S	I <sub>0</sub>	I <sub>1</sub>	Z		
н	Х	Х	Х	Z		
L	н	Х	L	L		
L	Н	Х	н	Н		
L	L	L	Х	L		
1		н	Х	н		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance




# Figure 2. Logic Symbol

# FUNCTIONAL DESCRIPTION

The MC74AC257/74ACT257 is a quad 2–input multiplexer with 3–state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $I_{0x}$  inputs are selected and when Select is HIGH, the  $I_{1x}$  inputs are selected. The data on the selected inputs appears at the outputs in true (noninverted) form. The device is the logic implementation of a 4–pole, 2–position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$Z_a = \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S})$
$Z_b = \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S})$
$Z_{c} = \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S})$
$Z_d = \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S})$

When the Output Enable input ( $\overline{OE}$ ) is HIGH, the outputs are forced to a high impedance state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

# MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \le V_{CC}$ +0.5	V
V <sub>O</sub>	DC Output Voltage (Note 1)		$-0.5 \leq V_{CC}$ +0.5	V
I <sub>IK</sub>	DC Input Diode Current		±20	mA
I <sub>OK</sub>	DC Output Diode Current		±50	mA
I <sub>O</sub>	DC Output Sink/Source Current		±50	mA
I <sub>CC</sub>	DC Supply Current per Output Pin		±50	mA
I <sub>GND</sub>	DC Ground Current per Output Pin		±50	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction temperature under Bias		+150	°C
$\theta_{JA}$	Thermal Resistance (Note 2)	SOIC TSSOP	69.1 103.8	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 65°C (Note 3)	SOIC TSSOP	500 500	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 30% – 35%		UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model (Note 4) Machine Model (Note 5) Charged Device Model (Note 6)		> 2000 > 200 > 1000	V
I <sub>Latch-Up</sub>	Latch–Up Performance Above V <sub>CC</sub> and Below	GND at 85°C (Note 7)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

2. The package thermal impedance is calculated in accordance with JESD51-7.

3. 500 mW at 65°C; derate to 300 mW by 10 mW/ from 65°C to 85°C.

4. Tested to EIA/JESD22-A114-A.

5. Tested to EIA/JESD22-A115-A.

6. Tested to JESD22-C101-A.

7. Tested to EIA/JESD78.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Тур	Max	Unit
		'AC	2.0	5.0	6.0	
V <sub>CC</sub>	Supply Voltage	'ACT	4.5	5.0	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Ref. to GND)		0	-	V <sub>CC</sub>	V
			-	150	-	
t <sub>r</sub> , t <sub>f</sub>	t <sub>r</sub> , t <sub>f</sub> Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs	V <sub>CC</sub> @ 4.5 V	_	40	-	ns/V
		V <sub>CC</sub> @ 5.5 V	_	25	-	1
	Input Rise and Fall Time (Note 2)	V <sub>CC</sub> @ 4.5 V	_	10	-	
t <sub>r</sub> , t <sub>f</sub>	ACT Devices except Schmitt Inputs	V <sub>CC</sub> @ 5.5 V	_	8.0	-	ns/V
T <sub>A</sub>	Operating Ambient Temperature Range		-40	25	85	°C
I <sub>OH</sub>	Output Current – High		_	-	-24	mA
I <sub>OL</sub>	Output Current – Low		-	-	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. 1.  $V_{in}$  from 30% to 70%  $V_{CC}$ ; see individual Data Sheets for devices that differ from the typical input rise and fall times. 2. 2.  $V_{in}$  from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.

# **DC CHARACTERISTICS**

			74	AC	74AC		
Symbol	Parameter $V_{CC}$ $T_A = +25^{\circ}C$ (V)		T <sub>A</sub> = –40°C to +85°C	Unit	Conditions		
			Тур	Guar	anteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>IL</sub>	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	v	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>OH</sub>	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	v	I <sub>OUT</sub> = -50 μA
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -12 mA $I_{OH}$ -24 mA -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	v	I <sub>OUT</sub> = 50 μA
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	$\label{eq:VIN} \begin{array}{c} {}^{*}V_{IN} = V_{IL} \text{ or } V_{IH} \\ 12 \text{ mA} \\ I_{OL} \\ 24 \text{ mA} \\ 24 \text{ mA} \end{array}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, \text{ GND}$
I <sub>OZ</sub>	Maximum 3–State Current	5.5	_	±0.5	±5.0	μΑ	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

\*All outputs loaded; thresholds on input associated with output under test. †Maximum test duration 2.0 ms, one output loaded at a time.

NOTE:  $I_{IN}$  and  $I_{CC}$  @ 3.0 V are guaranteed to be less than or equal to the respective limit @ 5.5 V V<sub>CC</sub>.

				74AC		74	AC		
Symbol	Parameter	ter V <sub>CC</sub> * (V)		T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = −40°C to +85°C C <sub>L</sub> = 50 pF		Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay $I_n$ to $Z_n$	3.3 5.0	1.5 1.5	5.0 4.0	8.5 6.0	1.0 1.0	9.0 7.0	ns	3–5
t <sub>PHL</sub>	Propagation Delay $I_n$ to $Z_n$	3.3 5.0	1.5 1.5	6.0 4.5	8.5 6.0	1.0 1.0	9.0 7.0	ns	3–5
t <sub>PLH</sub>	Propagation Delay S to Z <sub>n</sub>	3.3 5.0	1.5 1.5	7.0 5.0	10.5 7.5	1.5 1.0	11.5 8.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay S to Z <sub>n</sub>	3.3 5.0	1.5 1.5	7.5 5.5	10.5 7.5	1.5 1.0	11.5 8.5	ns	3–6
t <sub>PZH</sub>	Output Enable Time	3.3 5.0	1.5 1.5	6.5 5.0	9.5 7.5	1.0 1.0	10.5 8.5	ns	3–7
t <sub>PZL</sub>	Output Enable Time	3.3 5.0	1.5 1.5	5.5 5.0	9.0 8.5	1.0 1.0	10.0 9.5	ns	3–8
t <sub>PHZ</sub>	Output Disable Time	3.3 5.0	1.5 1.5	5.5 5.0	10.0 9.0	1.0 1.0	11.0 10.0	ns	3–7
t <sub>PLZ</sub>	Output Disable Time	3.3 5.0	1.5 1.5	5.5 5.0	9.0 8.0	1.0 1.0	10.0 9.0	ns	3–8

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

\*Voltage Range 3.3 V is 3.3 V  $\pm 0.3$  V. \*Voltage Range 5.0 V is 5.0 V  $\pm 0.5$  V.

# **DC CHARACTERISTICS**

			74/	СТ	74ACT		
Symbol	bl Parameter $V_{CC}$ $T_A = +25^{\circ}C$		T <sub>A</sub> = –40°C to +85°C	Unit	Conditions		
			Тур	Guar	anteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V	$V_{OUT} = 0.1 V$ or $V_{CC} - 0.1 V$
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V	I <sub>OUT</sub> = -50 μA
		4.5 5.5		3.86 4.86	3.76 4.76	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ -24 mA $I_{OH}$ -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V	I <sub>OUT</sub> = 50 μA
		4.5 5.5	-	0.36 0.36	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{OL} = 24 \text{ mA}$ $V_{OL} = 24 \text{ mA}$
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_{I} = V_{CC}, \text{ GND}$
$\Delta I_{CCT}$	Additional Max. I <sub>CC</sub> /Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 V$
I <sub>OZ</sub>	Maximum 3–State Current	5.5	_	±0.5	±5.0	μΑ	
I <sub>OLD</sub>	†Minimum Dynamic	5.5	-	-	75	mA	V <sub>OLD</sub> = 1.65 V Max
I <sub>OHD</sub>	Output Current	5.5	-	-	-75	mA	V <sub>OHD</sub> = 3.85 V Min
Icc	Maximum Quiescent Supply Current	5.5	_	8.0	80	μΑ	$V_{IN} = V_{CC}$ or GND

\*All outputs loaded; thresholds on input associated with output under test.  $\ensuremath{\mathsf{TMaximum}}$  test duration 2.0 ms, one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms	- See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)
---	--

				74ACT		74A	СТ		
Symbol	Parameter	V <sub>CC</sub> * T <sub>A</sub> = +25°C (V) C <sub>L</sub> = 50 pF		$ \begin{array}{c} T_{A} = +25^{\circ}C & T_{A} = -40^{\circ}C \\ C_{L} = 50 \ pF & C_{L} = 50 \ pF \end{array} $			85°C	Unit	Fig. No.
			Min	Тур	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay $I_n$ to $Z_n$	5.0	1.5	5.0	7.0	1.0	7.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay $I_n$ to $Z_n$	5.0	2.0	6.0	7.5	1.5	8.5	ns	3–6
t <sub>PLH</sub>	Propagation Delay S to Z <sub>n</sub>	5.0	2.0	7.0	9.5	1.5	10.5	ns	3–6
t <sub>PHL</sub>	Propagation Delay S to Z <sub>n</sub>	5.0	2.5	7.0	10.5	2.0	11.5	ns	3–6
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns	3–7
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	6.0	8.0	1.5	9.0	ns	3–8
t <sub>PHZ</sub>	Output Disable Time	5.0	2.5	6.5	9.0	1.5	10.0	ns	3–7
t <sub>PLZ</sub>	Output Disable Time	5.0	2.0	6.0	7.5	1.5	8.5	ns	3–8

\*Voltage Range 5.0 V is 5.0 V  $\pm$ 0.5 V.

# CAPACITANCE


Symbol	Parameter	Value Typ	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = 5.0 V
C <sub>PD</sub>	Power Dissipation Capacitance	50	pF	V <sub>CC</sub> = 5.0 V

# ORDERING INFORMATION

Device Order Number	Package	Shipping <sup>†</sup>
MC74AC257DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74AC257DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74AC257DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
MC74ACT257DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74ACT257DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74ACT257DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# PACKAGE DIMENSIONS




0.047

8

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the an are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC brows to range serving and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC modes not of the splication of the application. The interature is subject to all applicable copyright laws and is not for regarding the design or manufacture of the part. SCILLC beart of the application intended or

### PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative