

MAC15SD, MAC15SM, MAC15SN

Preferred Device

Sensitive Gate Triacs

Silicon Bidirectional Thyristors

Designed for industrial and consumer applications for full wave control of AC loads such as appliance controls, heater controls, motor controls, and other power switching applications.

Features

- Sensitive Gate allows Triggering by Microcontrollers and other Logic Circuits
- High Immunity to dv/dt – 25 V/ μ s minimum at 110°C
- High Commutating di/dt – 8.0 A/ms minimum at 110°C
- Maximum Values of I_{GT} , V_{GT} and I_H Specified for Ease of Design
- On-State Current Rating of 15 Amperes RMS at 70°C
- High Surge Current Capability – 120 Amperes
- Blocking Voltage to 800 Volts
- Rugged, Economical TO–220AB Package
- Uniform Gate Trigger Currents in Three Quadrants, Q1, Q2, and Q3
- Pb–Free Packages are Available*

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Peak Repetitive Off–State Voltage (Note 1) ($T_J = -40$ to 110°C , Sine Wave, 50 to 60 Hz, Gate Open)	V_{DRM} , V_{RRM}	400 600 800	V
On–State RMS Current (Full Cycle Sine Wave, 60Hz, $T_J = 70^\circ\text{C}$)	$I_{T(RMS)}$	15	A
Peak Non-repetitive Surge Current (One Full Cycle Sine Wave, 60 Hz, $T_J = 110^\circ\text{C}$)	I_{TSM}	120	A
Circuit Fusing Consideration ($t = 8.3$ ms)	I^2t	60	A^2s
Peak Gate Power (Pulse Width ≤ 1.0 μ s, $T_C = 70^\circ\text{C}$)	P_{GM}	20	W
Average Gate Power ($t = 8.3$ ms, $T_C = 70^\circ\text{C}$)	$P_{G(AV)}$	0.5	W
Operating Junction Temperature Range	T_J	–40 to +110	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	–40 to +150	$^\circ\text{C}$

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. V_{DRM} and V_{RRM} for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

<http://onsemi.com>

TRIACS
15 AMPERES RMS
400 thru 800 VOLTS



TO–220AB
CASE 221A–09
STYLE 4

MARKING DIAGRAM



x = D, M, or N
A = Assembly Location
Y = Year
WW = Work Week
G = Pb–Free Package

PIN ASSIGNMENT

Pin	Assignment
1	Main Terminal 1
2	Main Terminal 2
3	Gate
4	Main Terminal 2

ORDERING INFORMATION

Device	Package	Shipping
MAC15SD	TO–220AB	50 Units / Rail
MAC15SDG	TO–220AB (Pb–Free)	50 Units / Rail
MAC15SM	TO–220AB	50 Units / Rail
MAC15SMG	TO–220AB (Pb–Free)	50 Units / Rail
MAC15SN	TO–220AB	50 Units / Rail
MAC15SNG	TO–220AB (Pb–Free)	50 Units / Rail

Preferred devices are recommended choices for future use and best overall value.

MAC15SD, MAC15SM, MAC15SN

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case Junction-to-Ambient	$R_{\theta JC}$ $R_{\theta JA}$	2.0 62.5	$^{\circ}\text{C}/\text{W}$
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	T_L	260	$^{\circ}\text{C}$

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise noted; Electricals apply in both directions)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Peak Repetitive Blocking Current ($V_D = \text{Rated } V_{DRM}$; V_{RRM} : Gate Open)	I_{DRM} , I_{RRM}	-	-	0.01 2.0	mA
					$T_J = 25^{\circ}\text{C}$ $T_J = 110^{\circ}\text{C}$

ON CHARACTERISTICS

Peak On-State Voltage (Note 2) ($I_{TM} = \pm 21\text{A}$)	V_{TM}	-	-	1.8	V
Gate Trigger Current (Continuous dc) ($V_D = 12\text{V}$, $R_L = 100\Omega$) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	I_{GT}	-	2.0 3.0 3.0	5.0 5.0 5.0	mA
Hold Current ($V_D = 12\text{V}$, Gate Open, Initiating Current = $\pm 150\text{mA}$)	I_H	-	3.0	10	mA
Latching Current ($V_D = 24\text{V}$, $I_G = 5\text{mA}$) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	I_L	-	5.0 10 5.0	15 20 15	mA
Gate Trigger Voltage (Continuous dc) ($V_D = 12\text{V}$, $R_L = 100\Omega$) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)	V_{GT}	0.45 0.45 0.45	0.62 0.60 0.65	1.5 1.5 1.5	V

DYNAMIC CHARACTERISTICS


Rate of Change of Commutating Current ($V_D = 400\text{V}$, $I_{TM} = 3.5\text{A}$, Commutating $dv/dt = 10\text{V}/\mu\text{sec}$, Gate Open, $T_J = 110^{\circ}\text{C}$, $f = 500\text{Hz}$, Snubber: $C_S = 0.01\mu\text{F}$, $R_S = 15\Omega$, see Figure 15)	$(di/dt)_c$	8.0	10	-	A/ms
Critical Rate of Rise of Off-State Voltage ($V_D = \text{Rate } V_{DRM}$, Exponential Waveform, $R_{GK} = 510\Omega$, $T_J = 110^{\circ}\text{C}$)	dv/dt	25	75	-	V/ μs

2. Pulse Test: Pulse Width $\leq 2.0\text{ms}$, Duty Cycle $\leq 2\%$.


MAC15SD, MAC15SM, MAC15SN

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V_{DRM}	Peak Repetitive Forward Off State Voltage
I_{DRM}	Peak Forward Blocking Current
V_{RRM}	Peak Repetitive Reverse Off State Voltage
I_{RRM}	Peak Reverse Blocking Current
V_{TM}	Maximum On State Voltage
I_H	Holding Current



Quadrant Definitions for a Triac



All polarities are referenced to MT1.
With in-phase signals (using standard AC lines) quadrants I and III are used.

MAC15SD, MAC15SM, MAC15SN




Figure 1. RMS Current Derating




Figure 2. Maximum On-State Power Dissipation




Figure 3. On-State Characteristics




Figure 4. Transient Thermal Response




Figure 5. Typical Holding Current Versus Junction Temperature




Figure 6. Typical Latching Current Versus Junction Temperature

MAC15SD, MAC15SM, MAC15SN




Figure 7. Typical Gate Trigger Current Versus Junction Temperature




Figure 8. Typical Gate Trigger Voltage Versus Junction Temperature




Figure 9. Typical Exponential Static dv/dt Versus Gate-MT1 Resistance, MT2(+)




Figure 10. Typical Exponential Static dv/dt Versus Peak Voltage, MT2(+)




Figure 11. Typical Exponential Static dv/dt Versus Junction Temperature, MT2(+)




Figure 12. Typical Exponential Static dv/dt Versus Peak Voltage, MT2(-)

MAC15SD, MAC15SM, MAC15SN




Figure 13. Typical Exponential Static dv/dt Versus Junction Temperature, MT2(-)





Figure 14. Critical Rate of Rise of Commutating Voltage




Note: Component values are for verification of rated (di/dt)c. See AN1048 for additional information.

Figure 15. Simplified Test Circuit to Measure the Critical Rate of Rise of Commutating Current (di/dt)c

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS


ON Semiconductor®



SCALE 1:1

TO-220 CASE 221A-09 ISSUE AJ

DATE 05 NOV 2019



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 2009.
2. CONTROLLING DIMENSION: INCHES
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
4. MAX WIDTH FOR F102 DEVICE = 1.35MM

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	0.570	0.620	14.48	15.75
B	0.380	0.415	9.66	10.53
C	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.60	4.09
G	0.095	0.105	2.42	2.66
H	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.41
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

STYLE 1:

- PIN 1. BASE
- 2. COLLECTOR
- 3. EMITTER
- 4. COLLECTOR

STYLE 2:

- PIN 1. BASE
- 2. EMITTER
- 3. COLLECTOR
- 4. EMITTER

STYLE 3:

- PIN 1. CATHODE
- 2. ANODE
- 3. GATE
- 4. ANODE

STYLE 4:

- PIN 1. MAIN TERMINAL 1
- 2. MAIN TERMINAL 2
- 3. GATE
- 4. MAIN TERMINAL 2

STYLE 5:

- PIN 1. GATE
- 2. DRAIN
- 3. SOURCE
- 4. DRAIN

STYLE 6:

- PIN 1. ANODE
- 2. CATHODE
- 3. ANODE
- 4. CATHODE

STYLE 7:

- PIN 1. CATHODE
- 2. ANODE
- 3. CATHODE
- 4. ANODE

STYLE 8:

- PIN 1. CATHODE
- 2. ANODE
- 3. EXTERNAL TRIP/DELAY
- 4. ANODE

STYLE 9:

- PIN 1. GATE
- 2. COLLECTOR
- 3. EMITTER
- 4. COLLECTOR

STYLE 10:

- PIN 1. GATE
- 2. SOURCE
- 3. DRAIN
- 4. SOURCE

STYLE 11:

- PIN 1. DRAIN
- 2. SOURCE
- 3. GATE
- 4. SOURCE

STYLE 12:

- PIN 1. MAIN TERMINAL 1
- 2. MAIN TERMINAL 2
- 3. GATE
- 4. NOT CONNECTED

DOCUMENT NUMBER:	98ASB42148B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TO-220	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative