Complementary Bias Resistor Transistors R1 = 1 k\Omega, R2 = 1 k\Omega

NPN and PNP Transistors with Monolithic Bias Resistor Network

This series of digital transistors is designed to replace a single device and its external resistor bias network. The Bias Resistor Transistor (BRT) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space.

Features

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- S and NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS

 $(T_A = 25^{\circ}C \text{ both polarities } Q_1 (PNP) \& Q_2 (NPN), unless otherwise noted)$

Rating	Symbol	Max	Unit
Collector-Base Voltage	V _{CBO}	50	Vdc
Collector-Emitter Voltage	V _{CEO}	50	Vdc
Collector Current – Continuous	Ι _C	100	mAdc
Input Forward Voltage	V _{IN(fwd)}	10	Vdc
Input Reverse Voltage	V _{IN(rev)}	10	Vdc


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®

http://onsemi.com

PIN CONNECTIONS



MARKING DIAGRAMS



(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]
MUN5330DW1T1G SMUN5330DW1T1G	SOT–363 (Pb–Free)	3000 / Tape & Reel
NSBC113EPDXV6T1G	SOT–563 (Pb–Free)	4000 / Tape & Reel

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL CHARACTERISTICS


	Characteristic	Symbol	Max	Unit
MUN5330DW1 (SOT-363) ONE	JUNCTION HEATED			
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1) (Note 2) Derate above 25^{C} (Note 2)	lote 1)	PD	187 256 1.5 2.0	mW mW/°C
	lote 1) lote 2)	$R_{ extsf{ heta}JA}$	670 490	°C/W
MUN5330DW1 (SOT-363) BOTH	I JUNCTION HEATED (Note 3)			
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1)(Note 2)Derate above 25^{\circ}C(Note 2)	lote 1)	PD	250 385 2.0 3.0	mW mW/°C
Thermal Resistance, Junction to Ambient (Note 2)	lote 1)	R _{0JA}	493 325	°C/W
Thermal Resistance, Junction to Lead (Note 1) (Note 2)		R _{θJL}	188 208	°C/W
Junction and Storage Temperatu	re Range	T _J , T _{stg}	-55 to +150	°C
NSBC113EPDXV6 (SOT-563) O	NE JUNCTION HEATED	· · · · · ·		
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1)Derate above $25^{\circ}C$ (Note 1)	lote 1)	P _D	357 2.9	mW mW/°C
Thermal Resistance, Junction to Ambient (N	lote 1)	R _{0JA}	350	°C/W
NSBC113EPDXV6 (SOT-563) B	OTH JUNCTION HEATED (Note 3)	· · · · · ·		
Total Device Dissipation $T_A = 25^{\circ}C$ (Note 1)Derate above $25^{\circ}C$ (Note 1)	lote 1)	P _D	500 4.0	mW mW/°C
Thermal Resistance, Junction to Ambient (N	lote 1)	R _{0JA}	250	°C/W
Junction and Storage Temperatu	re Range	T _J , T _{stg}	-55 to +150	°C

FR-4 @ Minimum Pad.
FR-4 @ 1.0 × 1.0 Inch Pad.
Both junction heated values assume total power is sum of two equally powered channels.

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Base Cutoff Current ($V_{CB} = 50 \text{ V}, I_E = 0$)	I _{CBO}	_	_	100	nAdc
Collector-Emitter Cutoff Current ($V_{CE} = 50 V, I_B = 0$)	I _{CEO}	_	-	500	nAdc
Emitter-Base Cutoff Current ($V_{EB} = 6.0 \text{ V}, I_C = 0$)	I _{EBO}	_	-	4.3	mAdc
Collector-Base Breakdown Voltage $(I_C = 10 \ \mu A, I_E = 0)$	V _{(BR)CBO}	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 4) $(I_C = 2.0 \text{ mA}, I_B = 0)$	V _{(BR)CEO}	50	_	-	Vdc
ON CHARACTERISTICS					*
DC Current Gain (Note 4) ($I_C = 5.0 \text{ mA}, V_{CE} = 10 \text{ V}$)	h _{FE}	3.0	5.0	_	
Collector-Emitter Saturation Voltage (Note 4) $(I_C = 10 \text{ mA}, I_B = 5.0 \text{ mA})$	V _{CE(sat)}	_	_	0.25	V
Input Voltage (Off) ($V_{CE} = 5.0 \text{ V}, I_C = 100 \mu\text{A}$) (NPN) ($V_{CE} = 5.0 V, I_C = 100 \mu\text{A}$) (PNP)	V _{i(off)}	-	1.2 1.3		Vdc
Input Voltage (On) ($V_{CE} = 0.2 \text{ V}, I_C = 20 \text{ mA}$) (NPN) ($V_{CE} = 0.2 \text{ V}, I_C = 20 \text{ mA}$) (PNP)	V _{i(on)}	- -	1.7 1.7		Vdc
Output Voltage (On) $(V_{CC} = 5.0 \text{ V}, \text{ V}_{B} = 2.5 \text{ V}, \text{ R}_{L} = 1.0 \text{ k}\Omega)$	V _{OL}	_	-	0.2	Vdc
Output Voltage (Off) (V _{CC} = 5.0 V, V _B = 0.05 V, R _L = 1.0 k Ω)	V _{OH}	4.9	-	_	Vdc
Input Resistor	R1	0.7	1.0	1.3	kΩ
Resistor Ratio	R ₁ /R ₂	0.8	1.0	1.2	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulsed Condition: Pulse Width = 300 ms, Duty Cycle \leq 2%.



(1) SOT–363; 1.0 \times 1.0 Inch Pad (2) SOT–563; Minimum Pad

Figure 1. Derating Curve



TYPICAL CHARACTERISTICS – NPN TRANSISTOR MUN5330DW1, NSBC113EPDXV6






Figure 6. Input Voltage vs. Output Current

TYPICAL CHARACTERISTICS – PNP TRANSISTOR







- *Date Code orientation and/or position may vary depending upon manufacturing location.
 - *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

Mounting Techniques Reference Manual, SOLDERRM/D.

SC-88/SC70-6/SOT-363 CASE 419B-02 ISSUE Y

DATE 11 DEC 2012

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	STYLE 2: CANCELLED	STYLE 3: CANCELLED	STYLE 4: PIN 1. CATHODE 2. CATHODE 3. COLLECTOR 4. EMITTER 5. BASE 6. ANODE	STYLE 5: PIN 1. ANODE 2. ANODE 3. COLLECTOR 4. EMITTER 5. BASE 6. CATHODE	STYLE 6: PIN 1. ANODE 2 2. N/C 3. CATHODE 1 4. ANODE 1 5. N/C 6. CATHODE 2
STYLE 7: PIN 1. SOURCE 2 2. DRAIN 2 3. GATE 1 4. SOURCE 1 5. DRAIN 1 6. GATE 2	STYLE 8: CANCELLED	STYLE 9: PIN 1. EMITTER 2 2. EMITTER 1 3. COLLECTOR 1 4. BASE 1 5. BASE 2 6. COLLECTOR 2	STYLE 10: PIN 1. SOURCE 2 2. SOURCE 1 3. GATE 1 4. DRAIN 1 5. DRAIN 2 6. GATE 2	STYLE 11: PIN 1. CATHODE 2 2. CATHODE 2 3. ANODE 1 4. CATHODE 1 5. CATHODE 1 6. ANODE 2	STYLE 12: PIN 1. ANODE 2 2. ANODE 2 3. CATHODE 1 4. ANODE 1 5. ANODE 1 6. CATHODE 2
STYLE 13:	STYLE 14:	STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:
PIN 1. ANODE	PIN 1. VREF	PIN 1. ANODE 1	PIN 1. BASE 1	PIN 1. BASE 1	PIN 1. VIN1
2. N/C	2. GND	2. ANODE 2	2. EMITTER 2	2. EMITTER 1	2. VCC
3. COLLECTOR	3. GND	3. ANODE 3	3. COLLECTOR 2	3. COLLECTOR 2	3. VOUT2
4. EMITTER	4. IOUT	4. CATHODE 3	4. BASE 2	4. BASE 2	4. VIN2
5. BASE	5. VEN	5. CATHODE 2	5. EMITTER 1	5. EMITTER 2	5. GND
6. CATHODE	6. VCC	6. CATHODE 1	6. COLLECTOR 1	6. COLLECTOR 1	6. VOUT1
STYLE 19:	STYLE 20:	STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:
PIN 1. I OUT	PIN 1. COLLECTOR	PIN 1. ANODE 1	PIN 1. D1 (i)	PIN 1. Vn	PIN 1. CATHODE
2. GND	2. COLLECTOR	2. N/C	2. GND	2. CH1	2. ANODE
3. GND	3. BASE	3. ANODE 2	3. D2 (i)	3. Vp	3. CATHODE
4. V CC	4. EMITTER	4. CATHODE 2	4. D2 (c)	4. N/C	4. CATHODE
5. V EN	5. COLLECTOR	5. N/C	5. VBUS	5. CH2	5. CATHODE
6. V REF	6. COLLECTOR	6. CATHODE 1	6. D1 (c)	6. N/C	6. CATHODE
STYLE 25:	STYLE 26:	STYLE 27:	STYLE 28:	STYLE 29:	STYLE 30:
PIN 1. BASE 1	PIN 1. SOURCE 1	PIN 1. BASE 2	PIN 1. DRAIN	PIN 1. ANODE	PIN 1. SOURCE 1
2. CATHODE	2. GATE 1	2. BASE 1	2. DRAIN	2. ANODE	2. DRAIN 2
3. COLLECTOR 2	3. DRAIN 2	3. COLLECTOR 1	3. GATE	3. COLLECTOR	3. DRAIN 2
4. BASE 2	4. SOURCE 2	4. EMITTER 1	4. SOURCE	4. EMITTER	4. SOURCE 2
5. EMITTER	5. GATE 2	5. EMITTER 2	5. DRAIN	5. BASE/ANODE	5. GATE 1
6. COLLECTOR 1	6. DRAIN 1	6. COLLECTOR 2	6. DRAIN	6. CATHODE	6. DRAIN 1

DOCUMENT NUMBER:	98ASB42985B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SC-88/SC70-6/SOT-363		PAGE 2 OF 2			
ON Semiconductor and 📖 are trademarks of Semiconductor Components Industries. LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.						


ON Semiconductor and united states and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





SOT-563, 6 LEAD CASE 463A

ISSUE G



D -X-5 4 Ē H_{F} 01 2 3 > b 6 PL С е \oplus 0.08 (0.003) 🔘 X | Y

STYLE 1:	STYLE 2:
PIN 1. EMITTER 1	PIN 1. EMITTER 1
2. BASE 1	2. EMITTER2
3. COLLECTOR 2	3. BASE 2
4. EMITTER 2	4. COLLECTOR 2
5. BASE 2	5. BASE 1
6. COLLECTOR 1	6. COLLECTOR 1
STYLE 4:	STYLE 5:
PIN 1. COLLECTOR	PIN 1. CATHODE
2. COLLECTOR	2. CATHODE
3. BASE	3. ANODE
4. EMITTER	4. ANODE
5. COLLECTOR	5. CATHODE
6. COLLECTOR	6. CATHODE
STYLE 7:	STYLE 8:

PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN

PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE

- STYLE 10: PIN 1. CATHODE 1 2. N/C 3. CATHODE 2 4. ANODE 2 5. N/C


 - 6. ANODE 1

STYLE 3: PIN 1. CATHODE 1 2. CATHODE 1 3. ANODE/ANODE 2 4. CATHODE 2 5. CATHODE 2 6. ANODE/ANODE 1 STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE

5. CATHODE 6. CATHODE STYLE 9 PIN

	9.
N 1.	SOURCE 1
2.	GATE 1
З.	DRAIN 2
4.	SOURCE 2
5.	GATE 2
6.	DRAIN 1

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 1 OF 1		

ON Semiconductor and 🔘 are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

NOTES

2.

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETERS

MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS З. IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.50	0.55	0.60	0.020	0.021	0.023
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.08	0.12	0.18	0.003	0.005	0.007
D	1.50	1.60	1.70	0.059	0.062	0.066
E	1.10	1.20	1.30	0.043	0.047	0.051
е		0.5 BSC)	0	0.02 BSC)
L	0.10	0.20	0.30	0.004	0.008	0.012
HE	1.50	1.60	1.70	0.059	0.062	0.066

GENERIC **MARKING DIAGRAM***



XX = Specific Device Code

- M = Month Code
- = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative