Product Preview

MOSFET – Power, Single N-Channel 60 V, 5.0 m Ω , 109 A

Features

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	60	V
Gate-to-Source Voltage	Э		V _{GS}	±20	V
Continuous Drain Cur-	Steady State	T _C = 25°C	I _D	109	Α
rent $R_{\theta JC}$ (Notes 1, 2, 3, 4)		T _C = 100°C		77	
Power Dissipation		T _C = 25°C	P _D	114	W
R _{θJC} (Notes 1, 2, 3)		T _C = 100°C	1	57	
Continuous Drain Cur-	Steady	T _A = 25°C	I _D	18	Α
rent R _{0JA} (Notes 1 & 3, 4)		T _A = 100°C		15	
Power Dissipation	State	T _A = 25°C	P_{D}	3.2	W
R _{θJA} (Notes 1, 3)		T _A = 100°C	1	2.2	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	440	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			Is	127	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 5.0 A)			E _{AS}	142	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 3)	$R_{\theta JC}$	1.3	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	47	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 4. Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX	
60 V	5.0 m Ω @ 10 V	109 A	
	7.3 m Ω @ 4.5 V	109 A	

N-Channel





MARKING DIAGRAM

LFPAK8 3.3x3.3 CASE 760AD

XXXXXX XXXXXX AWLYW

XXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot Y = Year W = Work Week

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-	-			-	-	_
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$				10	μΑ
		$V_{DS} = 60 \text{ V}$	V _{DS} = 60 V T _J = 125°C			250	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{C}$	iS = 20 V			100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{E}$) = 75 μΑ	1.2		2.2	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I	_D = 50 A		4.2	5.0	mΩ
		V _{GS} = 4.5 V,	_D = 50 A		5.8	7.3	1
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I	_D = 50 A		100		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}	V _{GS} = 0 V, f =			1935		pF
Output Capacitance	C _{oss}	V _{DS} = 2	5 V		890		1
Reverse Transfer Capacitance	C _{rss}				16		1
Total Gate Charge	Q _{G(TOT)}				12		nC
Threshold Gate Charge	Q _{G(TH)}	1,,,,,	40.771 50.4		3.5		nC
Gate-to-Source Charge	Q_GS	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 50 \text{ A}$			7		1
Gate-to-Drain Charge	Q_GD				2.4		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} =	48 V, I _D = 50 A		27		nC
SWITCHING CHARACTERISTICS (No	ote 6)				•	•	
Turn-On Delay Time	t _{d(on)}				16		ns
Rise Time	t _r	VGS = 4.5 V. VI	ns = 48 V.		96		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 4.5 \text{ V, V}_{I}$ $I_{D} = 50$	Ä		36		1
Fall Time	t _f				105		1
DRAIN-SOURCE DIODE CHARACTEI	RISTICS						
Forward Diode Voltage	V_{SD}	Io = 50 A	T _J = 25°C		0.9	1.2	V
			T _J = 125°C		0.8		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A}/\mu\text{s,}$ $I_{S} = 50 \text{ A}$			39		ns
Charge Time	t _a				21		1
Discharge Time	t _b				18		
Reverse Recovery Charge	Q_{RR}				15		nC

^{5.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



T_J, JUNCTION TEMPERATURE (°C)

Figure 5. On-Resistance Variation with

Temperature

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 6. Drain-to-Source Leakage Current
vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics


DEVICE ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
NVTFS5C658NLTAG	TBD	LFPAK33 (Pb-Free)	3000 / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS


LFPAK8 3.3x3.3, 0.65PCASE 760AD ISSUE A








BOTTOM VIEW



DETAIL 'A'



LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS OR BURRS SHALL NOT EXCEED 0.150mm PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
- 6. OPTIONAL MOLD FEATURE.

DIM	MILLIMETERS				
Divi	MIN.	NOM.	MAX.		
Α	0.95	1.05	1.15		
A1	0.00	0.05	0.10		
A2	0.95	1.00	1.05		
A3		0.15 REI	F		
b	0.27	0.32	0.37		
С	0.12	0.17	0.22		
c2	0.12	0.17	0.22		
D1	2.50	2.60	2.70		
D2	1.82	1.92	2.02		
D3	1.46	1.56	1.66		
D4	0.20	0.25	0.30		
E	3,20	3.30	3.40		
E1	3.00	3.10	3.20		
E2	2.15	2.25	2.35		
е	0.65 BSC				
Н	3.20	3.30	3.40		
L	0.25	0.37	0.50		
L1	0.48	0.58	0.68		
L2	0.35	0.45	0.55		
Q	0.45	0.50	0.55		
θ	0°	4°	8°		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative