Highly Integrated Secondary-Side Adaptive USB Type-C Charging Controller with USB-PD with SR Embedded

The FAN6390 is a highly integrated, secondary–side power adaptor controller supporting USB Type–C and USB Power Delivery 2.0/3.0. It includes a fully autonomous USB PD state machine which is fully compliant with the latest USB PD 3.0 specification, minimizing design time and cost. Support for the latest Programmable Power Supply (PPS) rules allows for control of voltages from 3.3 V to 21 V and current limits from 1 A to 5 A to meet a wide range of applications and power levels.

To minimize BOM count, the FAN6390 includes internal synchronous rectifier control, an NMOS gate driver for VBUS load switch control, as well as Constant Voltage (CV) and Constant Current (CC) control blocks with adjustable internal references. To ensure proper operation of the adaptor, various protections are integrated into the controller including output over–voltage protection, under–voltage protection, external over–temperature protection via NTC, internal over–temperature protection, CC over voltage protection and VCONN over–current protection.

Features

- USB Type-C Rev 1.3 Compatible
- Support USB-PD 3.0 (Test ID: 615) with Embedded Internal Synchronous Rectifier Control Circuit (SR)
- Support 60 W Output Profile
- (PDO: 5 V, 9 V, 15 V, 20 V. APDO: 9 V, 15 V, 20 V)
- Integrated 100 mW VCONN Supply for Cable Marker Detection (3 A vs. 5 A)
- Constant Voltage (CV) and Constant Current (CC) Regulation with Two Operational Amplifiers of Open–Drain Type for Dual–Loop CV/CC Control
- Charge Pump Circuit to Enhance SR Driving Voltage for High Efficiency
- Small Current Sensing Resistor (5 m Ω) for High Efficiency
- N-Channel Back to Back MOSFET Control as a Load Switch
- Built-in Output Capacitor Bleeding Function for Fast Discharging
- Precise Voltage & Current Control for Minimum Step Size via 10-bit DAC's
- 10-bit ADC for Monitoring Voltage, Current and Temperature
- Auto Re-start Protection Mode Option to Disable Load Switch for 2 seconds
- Support Protections; Output Over-Voltage Protection, Under-Voltage Protection, External Over Temperature Protection via NTC, Internal Over Temperature Protection, e-marked cable Iconn Over Current Protection and CC lines Over Voltage Protection




ON Semiconductor®

www.onsemi.com



WQFN24 MLP, QUAD CASE 510BE

PIN CONNECTIONS



MARKING DIAGRAM



6390FFFB = Specific Device Code

A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

Typical Applications

- Battery Chargers for Smart Phones, Feature Phones, and Tablet PCs
- AC-DC Adapters for Portable Devices that Require CV/CC Control




Figure 1. Application Schematic




Figure 2. Block Diagram

ORDERING INFORMATION

Part Number	Operating Temperature Range	Package	Packing Method [†]
FAN6390MPX	-40°C to +125°C	24-Lead, MLP, QUAD, JEDEC MO-220, 4 mm X 4 mm, 0.5 mm Pitch, Single DAP	Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 3. Pin Connections (Bottom View)

Table 1. PIN FUNCTION DESCRIPTION(MLP44)

Pin#	Pin Name	Description
1	NC	No connection
2	LPC	SR control input signal. This pin is used to detect the voltage on the secondary winding during the on time period of the primary MOSFET
3	GND	Ground
4	LGATE	Load switch gate drive signal. This pin is tied to the gate of the load switch
5	CC1	Configuration Channel 1. This pin is used to detect USB Type-C devices and communicate over USB PD when applicable.
6	CC2	Configuration Channel 2. This pin is used to detect USB Type-C devices and communicate over USB PD when applicable.
7	VIN	Output voltage (Input voltage to the FAN6390). This pin is tied to the output of the adapter to monitor its output voltage and supply internal bias.
8	NC	No connection
9	VDD	Internal supply voltage. This pin is connected to an 4.7 μF external capacitor.
10	GATE	Gate drive output. Totem-pole output to drive the external SR MOSFET.
11	СР	SR gate charge pump
12	GND	Ground
13	NC	No connection
14	NC	No connection
15	BLD	Bleeder pin. This pin is tied to VBUS after the load switch to discharge VBUS.
16	NC	No connection
17	GND	Ground
18	CSP	Current sensing amplifier positive terminal. Connect this pin directly to the positive end of the current sense resistor with a short PCB trace.
19	CSN	Current sensing amplifier negative terminal. Connect this pin directly to the negative end of the current sense resistor with a short PCB trace.
20	NTC	This pin is used for external temperature detection and protection
21	SFB	Secondary Feedback. Common output of the dual OTA open drain operation amplifiers. Typically an opto-coupler is connected to this pin to provide feedback signal to the primary side PWM controller
22	IREF	Constant Current Amplifying Signal. The voltage level on this point is the amplified current sense signal. This pin is tied to the internal CC loop amplifier's non-inverting input terminal
23	VREF	Output Voltage Sensing Voltage. This pin is used for CV regulation, and it is tied to the internal CV loop amplifier non-inverting input terminal. It is tied to the output voltage resistor divider.
24	NC	No connection

Table 2. MAXIMUM RATINGS (Notes 1, 2)

Rating	Symbol	Value	Unit
VIN Pin Input Voltage	V _{IN}	-0.3 to 26	V
SFB Pin Input Voltage	V _{SFB}	-0.3 to 26	V
BLD Pin Input Voltage	V _{BLD}	-0.3 to 26	V
LGATE Pin Input Voltage	V _{LGATE}	-0.3 to 31	V
VDD Pin Input Voltage	V _{DD}	-0.3 to 6	V
IREF Pin Input Voltage	V _{IREF}	-0.3 to 6	V
VREF Pin Input Voltage	V _{VREF}	-0.3 to 6	V
CSP Pin Input Voltage	V _{CSP}	-0.3 to 6	V
CSN Pin Input Voltage	V _{CSN}	-0.3 to 6	V
LPC pin Input Voltage	V _{LPC}	-0.3 to 6.5	V
GATE Pin Input Voltage	V_{GATE}	-0.3 to 6.5	V
NTC Pin Input Voltage	V _{NTC}	-0.3 to 6	V
CC1 Pin Input Voltage	V _{CC1}	-0.3 to 6	V
CC2 Pin Input Voltage	V _{CC2}	-0.3 to 6	V
CP Pin Input Voltage	V _{CP}	-0.3 to 6.5	V
Power Dissipation (T _A = 25°C)	P _D	0.8644	W
Operating Junction Temperature	TJ	-40 to 150	°C
Storage Temperature Range	T _{STG}	-40 to 150	°C
Lead Temperature, (Soldering, 10 Seconds)	TL	260	°C
Human Body Model, ANSI/ESDA/JEDEC JS-001-2012 (Note 3)	ESD _{HBM}	2	kV
Charged Device Model, JESD22-C101 (Note 3)	ESD _{CDM}	0.5	kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- All voltage values, except differential voltages, are given with respect to the GND pin.
 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 3. Meets JEDÉC standards JS-001-2012 and JESD 22-C101.

Table 3. THERMAL CHARACTERISTICS (Note 4)

Rating	Symbol	Value	Unit
Thermal Characteristics, Thermal Resistance, Junction-to-Air Thermal Reference, Junction-to-Top	$R_{ hetaJA} \ R_{ hetaJT}$	122 5	°C/W

^{4.} $T_A = 25^{\circ}C$ unless otherwise specified.

Table 4. RECOMMENDED OPERATING RANGES

Rating	Symbol	Min	Max	Unit
Input Voltage	V _{in}		20	V
Output Current	I _{out}		5	Α
Adjustable Output Voltage (Adjustable Version Only)	V _{out}		20	V
Ambient Temperature	T _A		80	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 5. ELECTRICAL CHARACTERISTICS

 $V_{IN}\!\!=\!\!5$ V, LPC=1.25 V, LPC width=2 μs at $T_{J}\!\!=\!-40\sim\!125$ °C, $F_{LPC}\!\!=\!\!100$ kHz, unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
VDD SECTION			-	-	•	
Turn-On Valid Threshold Voltage		$V_{DD-valid}$	2.6			V
VIN Operating Voltage at 20V	V _{IN} =20V, I _{VDD} =0 mA	V_{DD}	4.750	5.125	5.500	V
VDD Source Current	V _{IN} = 3.3V,V _{DD} =2.9V	I _{DD}	10			mA
VIN SECTION						
Continuous Operating Voltage (Note 5)		V _{IN-OP}			22.5	V
Operating Supply Current at 5V	V_{IN} =5 V, V_{CS} = –25 mV, Rcs=5m Ω	I _{IN-OP-5V}			10	mA
Operating Supply Current at 20V (Note 5)	V_{IN} =20 V, V_{CS} = -25 mV, Rcs=5m Ω	I _{IN-OP-20V}		8		mA
Turn-On Threshold Voltage	V _{IN} Increases	V _{IN-ON}	2.9	3.2	3.4	V
Turn-Off Threshold Voltage	V _{IN} Decreases after V _{IN} =V _{IN-ON}	V _{IN-OFF}	2.805	2.875	3.005	V
Green Mode Operating Supply Current	$\rm V_{IN}{=}5.2~V(default),~V_{CS}{=}0~mV$ excluding $\rm I_{P-CC1}$ and $\rm I_{P-CC2}$	I _{IN} -Green			1.3	mA
VIN-UVP SECTION			•			
Ratio V_{IN} Under-Voltage-Protection to V_{IN}	Whole output mode, V _{CS} =0 mV	K _{IN-UVP}	60	65	70	%
CC Mode UVP Debounce Time		t _{D-VIN-UVP}	45	60	75	ms
UVP Blanking Time during Mode Change from Lower Vout to Higher Vout	Whenever does mode change from lower Vout to higher Vout	t _{BNK-UVP}	160	200	240	ms
VIN-OVP SECTION						
Ratio V_{IN} Over–Voltage–Protection to V_{IN}	Whole output mode, V _{CS} =0 mV	K _{IN-OVP}	116.0	121.5	127.0	%
V _{IN} Maximum Over–Voltage–Protection		V _{IN-OVP-MAX}	23.5	24.5	25.5	V
OVP Debounce Time		t _{D-OVP}	19	31	43	μs
OVP Blanking Time during Mode Change from Higher Vout to Lower Vout (Note 5)	Vstep≤0.5V, Vbus≥13 Disabling OVP & SR Gate.	t _{BNK-OVP}		7		ms
OVP Blanking Time during Mode Change from Higher Vout to Lower Vout (Note 5)	Vstep ≤ 0.5V, Vbus<13 Disabling OVP & SR Gate.	t _{BNK-OVP}		19		ms
OVP Blanking Time during Mode Change from Higher Vout to Lower Vout (Note 5)	Disabling OVP & SR Gate. Vstep>0.5V, Vbus≥13	t _{BNK-OVP}		56		ms
OVP Blanking Time during Mode Change from Higher Vout to Lower Vout	Disabling OVP & SR Gate. Vstep>0.5V, Vbus<13	t _{BNK-OVP}		200		ms
CONSTANT CURRENT SENSING SEC	CTION (100% CC)					
Current-Sense Amplifier Gain (Note 5)	R_{CS} = 5 m Ω	A _{V-CCR}		40		V/V
Current threshold on sensing resistor between CSP and CSN at I _{OUT.CC} =1.00 A	VIN=3.3V,5V,20V	I _{CS-1.00A}	0.86	1.00	1.14	Α
Current threshold on sensing resistor between CSP and CSN at I _{OUT.CC} =2.00 A	VIN=3.3V,5V,20V	I _{CS-2.00A}	1.87	2.00	2.13	А

5. Guaranteed by Design

Table 5. ELECTRICAL CHARACTERISTICS

 $V_{IN}\!\!=\!\!5$ V, LPC=1.25 V, LPC width=2 μs at $T_{J}\!\!=\!-40\sim\!125$ °C, $F_{LPC}\!\!=\!\!100$ kHz, unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
CONSTANT CURRENT SENSING SEC	TION (100% CC)					
Current threshold on sensing resistor between CSP and CSN at I _{OUT.CC} =3.00 A	VIN=3.3V,5V,20V	I _{CS-3.00A}	2.88	3.00	3.12	Α
Current threshold on sensing resistor between CSP and CSN at I _{OUT.CC} =4.00 A	VIN=3.3V,5V,20V	I _{CS-4.00A}	3.84	4.00	4.16	Α
Current threshold on sensing resistor between CSP and CSN at I _{OUT.CC} =5.00 A	VIN=3.3V,5V,20V	I _{CS-5.00A}	4.8	5.00	5.2	А
Current threshold on sensing resistor between CSP and CSN at $\Delta I_{OUT.CC}$ =50 mA	ΔI _{OTYP} =50 mA	I _{CS-STEP}	48	50	52	mA
CONSTANT CURRENT SENSING SEC	TION (120% OCP)					
Current-Sense Amplifier Gain (Note 5)	R_{CS} = 5 m Ω	A _{V-CCR}		40		V/V
Current threshold on sensing resistor between CSP and CSN at I _{OUT.CC} =3.60 A	VIN=3.3V,5V,20V	I _{CS-3.0A}	3.48	3.60	3.72	Α
OCP Debounce Time		T _{OCP-Debounce}	50	60	70	ms
OUTPUT CURRENT SENSING SECTION	ON					
Current threshold on sensing resistor between CSP and CSN for enabling bleeding during mode change		I _{CS-EN-BLD}			450	mA
Debounce time for enabling bleeding during mode change		T _{CS-EN-BLD}			1.0	ms
CONSTANT VOLTAGE SENSING SEC	TION					
Reference Voltage at 3.3 V	V _{IN} =3.3 V, V _{CS} =0 V	V _{CVR-3.3V}	0.320	0.330	0.340	٧
Reference Voltage at 5.0 V (Power-on reset, default)	V _{IN} =5.0 V, V _{CS} =0 V	V _{CVR-5.0V}	0.485	0.500	0.515	V
Reference Voltage at 9 V	V _{IN} =9 V, V _{CS} =0 V	V _{CVR-9V}	0.873	0.900	0.927	V
Reference Voltage at 15 V	V _{IN} =15 V, V _{CS} =0 V	V _{CVR-15V}	1.455	1.500	1.545	V
Reference Voltage at 20 V	V _{IN} =20 V, V _{CS} =0 V	V _{CVR-20V}	1.940	2.000	2.060	V
Reference Voltage of 20 mV step	ΔV_{IN} =20 mV, V_{CS} =0 V	$V_{\text{CVR-STEP-20mV}}$	1.940	2.000	2.060	mV
FEEDBACK SECTION						
SFB Pin Maximum Sink Current		I _{SFB-Sink-MAX}	2			mA
BLEEDER SECTION						
VBUS Leakage Impedance (Note 5)		R _{BLD-BUS}	100	171	242	kΩ
VIN Pin Sink Current when Bleeding (Note 5)	Bleeding current on VIN at VIN=20V	I _{VIN –Sink}	300			mA
BLD Pin Sink Current when Bleeding (Note 5)	Bleeding current on BLD at VIN=20V	I _{BLD} –Sink	250			mA
Enable bleeder time (Note 5)	Disabling OVP & SR Gate. Vstep≤0.5V, Vbus≥13	t _{BLD}		7		ms
Enable bleeder time (Note 5)	Disabling OVP & SR Gate. Vstep≤0.5V, Vbus<13	t _{BLD}		19		ms
Enable bleeder time (Note 5)	Disabling OVP & SR Gate. Vstep>0.5V, Vbus≥13	t _{BLD}		56		ms

5. Guaranteed by Design

Table 5. ELECTRICAL CHARACTERISTICS

 $V_{IN}\!\!=\!\!5$ V, LPC=1.25 V, LPC width=2 μs at $T_{J}\!\!=\!-40\sim\!125$ °C, $F_{LPC}\!\!=\!\!100$ kHz, unless otherwise specified.

Test Conditions	Symbol	Min	Тур	Max	Unit
Disabling OVP & SR Gate. Vstep>0.5V, Vbus<13	t _{BLD}	160	200	240	ms
SECTION					
R _{par_110=} 3.293 kΩ	I _{NTC}	55	60	65	μΑ
	T _{NTC-Debounce}	65	77.5	90	ms
CATION SECTION					
V _{IN} <v<sub>LATCH-OFF, at -5°C and 85°C</v<sub>	V _{LATCH-OFF}			1.55	V
OVP, UVP, OCP, NTC-OTP, CC OVP	t _{TwoSecondAR} .	1.8	2	2.2	Sec
V _{IN} =5 V, V _{CC1} =0 V	I _{P-CC1-330}	302	330	358	μΑ
V _{IN} =5 V, V _{CC2} =0 V	I _{P-CC2-330}	302	330	358	μΑ
V _{IN} =0 V, Sourcing 330uA on CC1	Z _{OPEN-CC1}	126			kΩ
V _{IN} =0 V, Sourcing 330uA on CC2	Z _{OPEN-CC2}	126			kΩ
V _{IN} =5 V, V _{CC2} =0 V, Decreasing V _{CC1}	V _{RA-CC1}	0.75	0.80	0.85	V
V _{IN} =5 V, V _{CC1} =0 V, Decreasing V _{CC2}	V _{RA-CC2}	0.75	0.80	0.85	V
V _{IN} =5 V, V _{CC2} =0 V, Increasing V _{CC1}	V _{RD-CC1}	2.45	2.60	2.75	٧
V _{IN} =5 V, V _{CC1} =0 V, Increasing V _{CC2}	V _{RD-CC2}	2.45	2.60	2.75	٧
V _{IN} =5 V, V _{CC2} =0 V, Increasing V _{CC1}	t _{CCDebounce}	100	150	200	ms
V _{IN} =3.3 V	V _{LGATE-3.3V}	5.3			V
V _{IN} =20 V	V _{LGATE-20V}	23.5			V
V _{IN} =V _{IN-OVP-Max}	V _{LGATE-OVP-Max}			31	V
	V _{CONN}	2.4		5.5	V
	I _{CONN_OCP}	50			mA
	t _{VCONN_OCP}	2.600	3.625	4.650	ms
VIN=3.3V, Vconn=3V	Iv _{CONN}	34			mA
	V _{CC1-OVP}	5.5	5.75	6	V
	V _{CC2-OVP}	5.5	5.75	6	V
	t _{CC-OVP-Debounce}			100	μS
	V _{safe0V}	0.66	0.73	0.80	V
V _{IN} =5 V, I _{GATE} =100 mA	V_{OL}			0.25	V
V _{IN} =3.3 V, C _{iss} =4.7nF, C _p =4.7nF	V _{OH}	4.0			V
·	V _{CP-EN}		4.2		V
V _{IN} =5 V, C _{iss} =4.7nF, C _p =4.7nF GATE=1 V ~ 4 V	t _R		63		ns
	Disabling OVP & SR Gate. Vstep>0.5V, Vbus<13 SECTION R _{par_110=} 3.293 kΩ CATION SECTION V _{IN} <v<sub>LATCH-OFF, at -5°C and 85°C OVP, UVP, OCP, NTC-OTP, CC OVP V_{IN}=5 V, V_{CC1}=0 V V_{IN}=5 V, V_{CC2}=0 V V_{IN}=0 V, Sourcing 330uA on CC1 V_{IN}=5 V, V_{CC2}=0 V, Decreasing V_{CC1} V_{IN}=5 V, V_{CC1}=0 V, Decreasing V_{CC2} V_{IN}=5 V, V_{CC2}=0 V, Increasing V_{CC2} V_{IN}=5 V, V_{CC1}=0 V, Increasing V_{CC1} V_{IN}=5 V, V_{CC2}=0 V, Increasing V_{CC1} V_{IN}=5 V, V_{CC2}=0 V, Increasing V_{CC1} V_{IN}=3.3 V V_{IN}=20 V V_{IN}=0 V, V_{IN}=0</v<sub>	Disabling OVP & SR Gate. Vstep>0.5V, Vbus<13 SECTION	Disabling OVP & SR Gate. Vstep>0.5V, t _{BLD} 160	Disabling OVP & SR Gate. Vstep>0.5V, t _{BLD} 160 200 SECTION F _{par_110=} 3.293 kΩ INTC 55 60 TNTC-Debounce 65 77.5 TNTC-Debounce 1.8 2 TNTC-Debounce 2 TNTC-Debounce 2 TNTC-Debounce 2 TNTC-Deb	Disabling OVP & SR Gate. Vstep>0.5V, t _{BLD} 160 200 240

5. Guaranteed by Design

Table 5. ELECTRICAL CHARACTERISTICS

 $V_{IN}\!\!=\!\!5$ V, LPC=1.25 V, LPC width=2 μs at $T_{J}\!\!=\!-40\sim\!125$ °C, $F_{LPC}\!\!=\!\!100$ kHz, unless otherwise specified.

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
OUTPUT DRIVER SECTION						
Falling Time (Note 5)	V_{IN} =5 V, C_{iss} =4.7nF, C_{p} =4.7nF GATE=4 V~ 1 V	t _F		63		ns
Propagation Delay to OUT High (LPC Trigger (Note 5)	V _{IN} =5 V, GATE=1 V	t _{PD-HIGH-LPC}		44		ns
Propagation Delay to OUT Low (LPC Trigger (Note 5)	V _{IN} =5 V, GATE=4 V	t _{PD-LOW-LPC}		30		ns
Gate Inhibit Time (Note 5)		t _{INHIBIT}		1.4		μs
INTERNAL RES SECTION						
Internal RES Ratio (Note 5)	V _{IN} =V _{IN-OFF} ~20 V (N=6.5~7.5)	K _{RES}		0.110		V/V
VIN Dropping Protection Ratio with Two Cycle	LPC Width=5 μs, V _{IN} =5 V to 3.5 V	K _{VIN-DROP}	60	70	80	%
Debounce time for noise immunity on VIN (Note 5)		t _{VIN} -Debounce	1	2	3	μs
Debounce Time for Disable SR when VIN Dropping Protection		t _{SR_OFF}	3.0	6.5	10.0	ms
LPC SECTION						
Linear Operation Range of LPC Pin Voltage (Note 5)	$V_{IN-OFF} < V_{IN} \le 5 \text{ V}$	V_{LPC}	0.4		3.6	V
SR Enabled Threshold Voltage @High-Line	V _{LPC} -HIGH-H-5V=V _{LPC} -TH-H-5V / 0.875	V _{LPC-HIGH-H-5} V	0.942	1.069	1.197	V
SR Enabled Threshold Voltage @High-Line	V _{LPC} -HIGH-H-9V=V _{LPC} -TH-H-9V / 0.875	V _{LPC-HIGH-H-9} V	1.061	1.196	1.332	V
SR Enabled Threshold Voltage @High-Line	V _{LPC} -High-H-15V=V _{LPC} -TH-H-15V / 0.875	V _{LPC-HIGH-H-15} V	1245	1.433	1.541	V
SR Enabled Threshold Voltage @High-Line	V _{LPC} -High-H-20V=V _{LPC} -TH-H-20V / 0.875	V _{LPC-HIGH-H-20V}	1.397	1.554	1.712	V
SR Enabled Threshold Voltage @ Low-Line	V _{LPC} -HiGH-L-5V=V _{LPC} -TH-L-5V / 0.875	V _{LPC-HIGH-L-5} V	0.442	0.496	0.550	V
SR Enabled Threshold Voltage @ Low-Line	V _{LPC} -HIGH-L-9V=V _{LPC} -TH-L-9V / 0.875	V _{LPC-HIGH-L-9} V	0.561	0.584	0.685	V
SR Enabled Threshold Voltage @ Low-Line	V _{LPC} -HIGH-L-15V=V _{LPC} -TH-L-15V / 0.875	V _{LPC-HIGH-L-15V}	0.741	0.817	0.893	V
SR Enabled Threshold Voltage @ Low-Line	V _{LPC} -HIGH-L-12V=V _{LPC} -TH-L-12V / 0.875	V _{LPC-HIGH-L-20V}	0.897	0.981	1.065	V
Low-to-High Line Threshold Voltage on LPC Pin	Spec.=(0.70+0.02*V _{IN})*2, V _{IN} =5 V	V _{LINE-H-5} V	1.46	1.60	1.74	V
High-to-Low Line Threshold Voltage on LPC Pin	Spec.=(0.65+0.02*V _{IN})*2, V _{IN} =5 V	V _{LINE-L-5V}	1.37	1.50	1.63	٧
Line Change Threshold Hysteresis (Note 5)	VLINE-HYS-5V=VLINE-H-5V - VLINE-L-5V	V _{LINE-HYS-5} V		0.1		V
Low-to-High Line Threshold Voltage on LPC Pin	Spec.=(0.70+0.02*V _{IN})*2, V _{IN} =9 V	V _{LINE-H-9} V	1.62	1.76	1.90	٧
High-to-Low Line Threshold Voltage on LPC Pin	Spec.=(0.65+0.02*V _{IN})*2, V _{IN} =9 V	V _{LINE-L-9V}	1.53	1.66	1.79	٧
Line Change Threshold Hysteresis (Note 5)	V _{LINE-HYS-9V=} V _{LINE-H-9V} - V _{LINE-L-9V}	V _{LINE-HYS-9V}		0.1		V

^{5.} Guaranteed by Design

Table 5. ELECTRICAL CHARACTERISTICS

 $V_{IN}\!=\!5~V,~LPC\!=\!1.25~V,~LPC~width=2~\mu s~at~T_{J}\!=-40\sim\!125~^{\circ}C,~F_{LPC}\!=\!100~kHz,~unless~otherwise~specified.$

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
LPC SECTION						
Low-to-High Line Threshold Voltage on LPC Pin	Spec.=(0.70+0.02*V _{IN})*2, V _{IN} =15 V	V _{LINE-H-15V}	1.85	2.00	2.15	V
High-to-Low Line Threshold Voltage on LPC Pin	Spec.=(0.65+0.02*V _{IN})*2, V _{IN} =15 V	V _{LINE-L-15} V	1.76	1.90	2.04	V
Line Change Threshold Hysteresis (Note 5)	VLINE-HYS-15V=VLINE-H-15V - VLINE- L-15V	V _{LINE-HYS-15V}		0.1		٧
Low-to-High Line Threshold Voltage on LPC Pin	Spec.=(0.70+0.02*V _{IN})*2, V _{IN} =20 V	V _{LINE-H-20V}	2.06	2.20	2.34	V
High-to-Low Line Threshold Voltage on LPC Pin	Spec.=(0.65+0.02*V _{IN})*2, V _{IN} =20 V	V _{LINE-L-20V}	1.97	2.10	2.23	V
Line Change Threshold Hysteresis (Note 5)	V _{LINE-HYS-12V=} V _{LINE-H-20V} - V _{LINE-L-20V}	V _{LINE-HYS-20V}		0.1		V
Higher Clamp Voltage		V _{LPC-CLAMP-H}	5.4	6.2	7.0	V
LPC Threshold Voltage to Disable SR Gate Switching	V _{IN} =5 V. LPC=3 V↑	V _{LPC-DIS}	V _{IN} – 0.6			٧
Line Change Debounce Time from Low-Line to High-Line	Counts for LPC falling < V _{LPC-TH-L-5V}	t _{LPC-LH-debounce} -time	13	21	29	ms
Line Change Debounce from High- Line to Low-Line (Note 5)		t _{LPC-HL-debounce}		15		μs
INTERNAL TIMING SECTION						
Ratio between V _{LPC} & V _{RES}	V _{IN} =5 V, F _{LPC} =50 kHz, K _{RES} =0.140	Ratio _{LPC-RES}	4.24	4.46	4.68	
Minimum LPC Time to Enable the SR Gate @ High-Line	V _{LPC} =2.5 V	t _{LPC-EN-H}	210	285	360	ns
Minimum LPC Time to Enable the SR Gate @ Low-Line	V _{LPC} =1.25 V	t _{LPC-EN-L}	540	705	870	ns
REVERSE CURRENT MODE SECTIO	N					
Reverse Current Mode Entry De- bounce Time	V _{IN} =5 V, V _{LPC} =0 V	T _{reverse-debounce}	270	400	530	ms
Operating Current during Reverse Current Mode	V _{IN} =5 V, V _{LPC} =0 V	I _{OP.reverse}			2.4	mA
BMC TRANSMITTER NORMATIVE RE	QUIREMENTS					
Unit internal	1/fBitRate	t _{UI}	3.03	3.33	3.70	μs
Rise time	C _{VDD} =4.7uF	t _{Rise-TX}	300	500	700	ns
Fall time	C _{VDD} =4.7uF	t _{Fall-TX}	300	500	700	ns
Transmitter output impedance	Transmitter output impedance at Niquist frequency of USB2.0 low speed(750kHz) while Source driving the CC line	zDriver	33		75	Ω
Transitions for signal detect		n _{Transition} Count	3			
Time window for detecting non-idle		t _{TransitionWindow}	12		20	μs
Rx bandwidth limiting filter (digital or analog		t _{RxFilter}	100			ns
Receiver Input Impedance		zBmcRx	1			МΩ

5. Guaranteed by Design

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.




Figure 4. $V_{CVR-3.3V}$ vs. Temperature




Figure 5. V_{CVR-5V} vs. Temperature




Figure 6. V_{CVR-9V} vs. Temperature




Figure 7. V_{CVR-15V} vs. Temperature




Figure 8. V_{CVR-20V} vs. Temperature




Figure 9. V_{CVR-STEP-20mV} vs. Temperature




Figure 10. I_{IN-OP-5V} vs. Temperature




Figure 11. V_{IN-OFF} vs. Temperature




Figure 12. $I_{\text{IN-Green}}$ vs. Temperature




Figure 13. $K_{\text{IN-UVP}}$ vs. Temperature




Figure 14. $K_{\text{IN-OVP}}$ vs. Temperature




Figure 15. V_{IN-OVP-MAX} vs. Temperature




Figure 16. V_{DD} vs. Temperature




Figure 17. $V_{LGATE-3.3V}$ vs. Temperature




Figure 18. I_{CONN_OCP} vs. Temperature




Figure 19. I_{vCONN} vs. Temperature




Figure 20. $I_{CS-1.00A}$ at VIN=20V vs. Temperature




Figure 21. $I_{\text{CS-}2.00\text{A}}$ at VIN=20V vs. Temperature




Figure 22. I_{CS-3.00A} at VIN=20V vs. Temperature




Figure 23. I_{CS-1.00A} at VIN=3.3V vs. Temperature




Figure 24. I_{CS-2.00A} at VIN=3.3V vs. Temperature




Figure 25. I_{CS-3.00A} at VIN=3.3V vs. Temperature




Figure 26. $V_{\text{CC1-OVP}}$ vs. Temperature




Figure 27. V_{CC2-OVP} vs. Temperature




Figure 28. $t_{\text{CC-OVP}}$ -Debounce vs. Temperature




Figure 29. V_{safe0V} vs. Temperature




Figure 30. $I_{CS-STEP}$ vs. Temperature

APPLICATIONS INFORMATION

FAN6390 state machine based offers several kinds of trim option to enhance design flexibility as Table 6 shows.

Table 6. SUMMARY TABLE OF ALL KINDS OF TRIM FUNCTION

All Trims	FAN6390MPX Trim
0 ; Disabled 1 ; Enabled	"0" is selected. (for compliance box test)
00 ; 0.14(for $N_P/N_S=7.5\sim10$) 01 ; 0.18(for $N_P/N_S=9.5\sim13$) 10 ; 0.11(for $N_P/N_S=6.5\sim7.5$) 11 ; 0.10(for $N_P/N_S=5\sim6.5$) Note: N_P and N_S are primary and secondary transformer turns	"10" is selected.
00 ; 150mV/A 01 ; 50mV/A 10 ; 100mV/A 11 ; disabled	"11" is selected. (Based on PD compliance box test, additional Cable compensation on DFP is no needed)
1 ; $10m\Omega$ 0 ; $5m\Omega$	"0" is selected. (Smaller current sensing resistor has better efficiency but could be more expensive. In order to trade off cost and efficiency for flexible design, two kinds of popular current sensing resistors are provided.)
0 ; standard USB cable 1 ; captive USB cable (no need for cable marker detection)	"0" is selected. (This means typeC cable is not soldered on the DFP device which has to get cable captivity via PD protocol communication. For the captive USB cable, it is soldered on the DFP during production, meaning no need PD protocol communication to get cable captivity)
0 ; Current is always ≤ 3A, cable marker detection is disabled 1 ; Current is allowed >3A, cable marker detection required if not captive	"0" is selected. (Current is always ≤ 3A, cable marker detection is disabled. As TypeC compliance requests cable supporting more than 3A should have cable e-marker chip embedded. If DFP captivity more than 3A should communicate with cable via e-marked chip. In this design example, DFP is less than 3A so trim "0" is selected)
0; enable PD2.0 1; enable PD3.0	"1" is selected. (FAN6390 series support only PDO power profile via PD2.0 trim and PDO plus APDO(PPS) power profile via PD3.0 trim.)
0; 5.0V 1; 5.2V	"0" is selected. (Two kinds of default 5V adjustment for flexible design)
8 kinds of output power profile can be selectable as list1.	"000" is selected. (Standard certification trim is selected)
0; auto-restart after 2sec 1; latch protection. System re-start up	"0" is selected.
PDO case and PPS case 00; 120% 01; 125% 10; 130% 11; 115%	"00" is selected.
PDO case: 00; 65% 01; 60% 10; 70% 11; disable PPS case: disable	"00" is selected
Output power range from 15W~60W 000000; 15W 000001; 16W	"111111" is selected
	0 ; Disabled 1 ; Enabled 00 ; 0.14(for N _P /N _S =7.5~10) 01 ; 0.18(for N _P /N _S = 9.5~13) 10 ; 0.11(for N _P /N _S = 6.5~7.5) 11 ; 0.10(for N _P /N _S = 5~6.5) Note: N _P and N _S are primary and secondary transformer turns 00 ; 150mV/A 10 ; 100mV/A 10 ; 100mV/A 11 ; disabled 1 ; 10mΩ 0 ; 5mΩ 0 ; standard USB cable 1 ; captive USB cable (no need for cable marker detection) 0 ; Current is always ≤ 3A, cable marker detection is disabled 1 ; Current is allowed >3A, cable marker detection required if not captive 0; enable PD2.0 1; enable PD3.0 0; 5.0V 1; 5.2V 8 kinds of output power profile can be selectable as list1. 0; auto-restart after 2sec 1; latch protection. System re-start up PDO case and PPS case 00; 120% 01; 125% 10; 130% 11; 115% PDO case: 00; 65% 01; 60% 10; 70% 11; disable PPS case: disable Output power range from 15W~60W 000000; 15W

^{6.} Function explanation refers to FAN6390 application note.

Further expiration related to PARTOGES application received.
 Based on compliance spec PPS case is current limit. Output voltage could be lower than the requested PPS voltage command during current limit. In order to operate at current limit region, FAN6390 series disable UVP and operates until V_{IN-OFF}.

Table 7. UP TO 8 KINDS OF OUTPUT POWER PROFILES SELECTED BY TRIM

Output power trim			
Power profile trim	15W ≤ P ≤ 27W	27W < P ≤ 45W	45W < P ≤ 60W
000	5V / (3A or P (Note 8) /5A (Note 9) 9V / (P/9A) 12V / (P/12A) (Note 10) If PD3.0 trim activated PPS 5V / (3A or P/5A) PPS 9V / (P/9A)	5V / (3A or P/5A) 9V / (3A or P/9A) 12V / (3A or P/12A) 15V / (P/15A) If PD3.0 trim activated PPS 5V / (3A or P/5A) PPS 9V / (3A or P/9A) PPS 15V / (P/15A)	5V / (3A or P/5A) 9V / (3A or P/9A) 15V / (3A or P/15A) 20V / (P/20A) If PD3.0 trim activated PPS 9V / (3A or P/5A) PPS 15V / (3A or P/15A) PPS 20V / (P/20A)
001	5V / (3A or P/5A) 5.5V / (3A or P/5.5A) 6.0V / (3A or P/6A) 7.0V / (3A or P/7A) 8.0V / (3A or P/8A) 9V / (P/9A) 10.0V / (P/10A)	5V / (3A or P/5A) 5.5V / (3A or P/5.5A) 6.0V / (3A or P/6A) 7.0V / (3A or P/7A) 8.0V / (3A or P/8A) 9V / (3A or P/9A) 15V / (P/15A)	5V / (3A or P/5A) 5.5V / (3A or P/5.5A) 6.0V / (3A or P/6A) 7.0V / (3A or P/7A) 9V / (3A or P/9A) 15V / (3A or P/15A) 20V / (P/20A)
010	5V / (3A or P/5A) 6.0V / (3A or P/6A) 7.0V / (3A or P/7A) 8.0V / (3A or P/8A) 9V / (P/9A) If PD3.0 trim activated PPS 5V / (3A or P/5A) PPS 9V / (3A or P/9A)	5V / (3A or P/5A) 6.0V / (3A or P/6A) 7.0V / (3A or P/7A) 9V / (3A or P/9A) 15V / (P/15A) If PD3.0 trim activated PPS 9V / (3A or P/9A) PPS 15V / (P/15A)	5V / (3A or P/5A) 6.0V / (3A or P/6A) 9.0V / (3A or P/9A) 15V / (3A or P/15A) 20V / (P/20A) If PD3.0 trim activated PPS 15V / (3A or P/15A) PPS 20V / (P/20A)
011	5V / (3A or P/5A) 5.5V / (3A or P/5.5A) 6.0V / (3A or P/6A) 6.5V / (3A or P/6.5A) 7.0V / (3A or P/7A) 8.0V / (P/8A) 9V / (P/9A)	5V / (3A or P/5A) 5.5V / (3A or P/5.5A) 6.0V / (3A or P/6A) 6.5V / (3A or P/6.5A) 7.0V / (3A or P/7A) 9V / (3A or P/9A) 15V / (P/15A)	5V / (3A or P/5A) 5.5V / (3A or P/5.5A) 6.0V / (3A or P/6A) 6.5V / (3A or P/6.5A) 9V / (3A or P/9A) 15V / (3A or P/15A) 20V / (P/20A)
100	5V / (3A or P/5A) 5.6V / (3A or P/5.6A) 9V / (P/9A) 11V / (P/11A)	5V / (3A or P/5A) 5.6V / (3A or P/5.6A) 9V / (3A or P/9A) 11.0V / (3A or P/11A) 15V / (P/15A)	5V / (3A or P/5A) 5.6V / (3A or P/5.6A) 9V / (3A or P/9A) 11.0V / (3A or P/11A) 15V / (3A or P/15A) 20V / (P/20A)
101	5V / (3A or P/5A) 9V / (P/9A) 14.5V / (P/14.5A)	5V / (3A or P/5A) 9V / (3A or P/9A) 14.5V / (3A or P/14.5A) 15V / (P/15A)	5V / (3A or P/5A) 9V / (3A or P/9A) 14.5V / (3A or P/14.5A) 15V / (3A or P/15A) 20V / (P/20A)
110	5V / (3A or P/5A) 9V / (P/9A) 11.0V / (P/11A)	5V / (3A or P/5A) 9V / (3A or P/9A) 11.0V / (3A or P/11A) 15V / (P/15A)	5V / (3A or P/5A) 9V / (3A or P/9A) 11.0V / (3A or P/11A) 15V / (3A or P/15A) 20V / (P/20A)
111		5V / 3A 9V / 3A 15V / 2A 20V / 1.5A	

^{8. &}quot;P" means output power.

USB Type-C Support

The USB Type-C specification defines CC lines (CC1 and CC2) to detect the orientation and roles of a USB Port pair (Source and Sink roles). A source device will provide pull-up currents on the CC lines and the sink will provide a pull-down resistance in order to allow detection of the other when the two are attached. When there is no device attached

to either the source or sink device, VBUS must not be powered and should be under 0.8 V (Max). The FAN6390 operates as a source—only device and provides control of an NMOS load switch to isolate VIN from VBUS to ensure that VBUS can be discharged completely when required.

^{9. &}quot;Support e-cable" trim should be activated to make the output current over than 3A.

^{10.12}V can be possible to enable or disable by trim.




Figure 31. Source Only Device Connecting to Sink Device through Type C Cable

Figure 31 shows a USB Source connected to a USB Sink with a USB Type–C cable. Since there is only one CC signal in a standard USB Type–C cable, one of pull–ups in the USB Source (I_{p-CC1} and I_{p-CC2}) will be terminated with the Rd to ground in the USB Sink, causing a fixed voltage to be developed across the 5.1k Ω pull–down. The FAN6390 monitors the CC line voltages to decide if a Sink is attached or not and the orientation of the USB Type–C cable. If the V_{Rd} voltage is within the attach threshold for $t_{CCDebounce}$ according to the thresholds defined in Table 8, the load switch will be enabled to provide vSafe5V on VBUS. The FAN6390 advertises support for 3A current at the vSafe5V output voltage level.

Table 8. CC VOLTAGES ON SOURCE SIDE - 3.0A @ 5V

Detection	Min Voltage	Max Voltage	Threshold
Powered cable/adapter (vRa)	0.00V	0.75V	0.80V
Sink (vRd)	0.85V	2.45V	2.60V
No connect (vOPEN)	2.75V		

Figure 32 shows the signal levels and timing for a typical USB Type–C attach on CC1. The Source pull–up currents are enabled on both CC1 and CC2 and the USB cable connects the Rd resistor on the CC1 signal in the Sink device which pulls down the CC1 voltage into the vRd range. Once the FAN6390 detects the voltage on CC1 within the vRd range for t_{CCDebounce}, the load switch is enabled and vSafe5V is applied on VBUS.




Figure 32. Attach to Sink Device via USB Type-C Cable

USB PD Support

USB Power Delivery (PD) provides a way for a Source and Sink device to negotiate output power settings, allowing for increased power delivery up to 100W. USB PD uses the CC signal that is passed through the USB cable to provide the link between a Source device and a Sink device. In order to communicate properly over the CC signal, all USB PD–capable devices include four major communication components, the Physical Layer, Protocol Layer, Policy Engine and Device Policy Manager as shown in Figure 33.




Figure 33. USB PD Communications Stack

The Physical Layer handles the transmission and reception of the bits on the CC signal. All data is first encoded using a 4b5b line code and then transmitted across the CC signal using Biphase Mark Coding (BMC). A 32-bit CRC is also used to protect the data integrity of the data payload.

The Protocol Layer defines how USB PD messages are constructed and used between a Source device and a Sink device. All USB PD messages must follow a strict packet definition and may also include timing requirements based on the type of message. The Protocol Layer is responsible for verifying the timing parameters and handling any communication errors as they arise.

The Policy Engine is responsible for executing the device Local Policy to control its power delivery behavior. The Policy Engine defines a set of message sequences that must be followed for proper operation. All power negotiations are handled by the Policy Engine.

The Device Policy Manager is responsible for overseeing the power supply and managing changes to the Local Policy, including handling of alert and fault conditions. It is also responsible for managing VCONN and the Discover Identity messaging to determine the full capabilities of the cabling.

The FAN6390 implements all four components of the Source communication stack in hardware to provide a USB PD 3.0 fully-compliant solution without the need for firmware interaction. Control of the Constant Voltage and Constant Current DAC's is integrated into the Policy Engine to provide seamless power transitions between different contracts.

USB PD Power Profiles

The USB PD 3.0 specification defines Power Data Objects (PDO) and Augmented Power Data Objects (APDO) as a way for the Source device to advertise its' power capabilities. Power Data Objects are used to describe well–regulated fixed voltage supplies, poorly regulated power supplies and battery supplies that can be directly connected to VBUS. Augmented Power Data Objects are used to describe a power supply whose output voltage can be programmatically adjusted over the advertised voltage range (Programmable Power Supply or PPS). A Source can

advertise a combination of PDO's and APDO's, up to a maximum of 7 total Data Objects. In order to provide a consistent experience across Source devices with the same power rating (PDP), a set of Power Rules was introduced into the USB PD 3.0 specification. The Power Rules provide a set of minimum requirements (PDO's and APDO's) that must be met for a Source device based on the advertised PDP

The FAN6390 can be configured to meet a variety of different USB PD Power Profiles, depending on the application requirements. The default power profile option for the FAN6390 is the standard 60W option as shown in Table 9.

Table 9. FAN6390 DEFAULT POWER PROFILE

Data Object	Output Voltage	Max Current w/3A Cable	Max Current w/5A Cable	Current Mode
PDO1	5V	3.6A	6A	OCP
PDO2	9V	3.6A	6A	OCP
PDO3	15V	3.6A	4.8A	OCP
PDO4	20V	3.6A	3.6A	OCP
APDO1	9V (3.3~11V)	ЗА	5A	CC
APDO2	15V (3.3~16V)	ЗА	4A	CC
APDO3	20V (3.3~21V)	ЗА	ЗА	CC

USB PD E-Marker Cable Interrogation

Standard USB Type–C cables are rated for a nominal 3A current carrying capability. In order to provide currents exceeding 3A, the Source must confirm that the cable in use is rated for 5A by interrogating the electronic marking inside the USB Type–C cable. Once a 5A cable is confirmed, the Source can then advertise currents up to 5A if applicable. The FAN6390 performs the cable marker interrogation upon the initial attach and will adjust the PDO and APDO capabilities accordingly, with either a 3A maximum current or 5A maximum current.

Constant Voltage Control

In order to regulate adaptive output voltages, the constant voltage control(CV) is implemented. The output voltage is sensed through an external resistor divider. The sensed output voltage is connected to the VREF pin, and it is input the non–inverting input terminal of the internal operational amplifier. The inverting input terminal is connected to the internal voltage reference ($V_{\rm CVR}$) which can be adjusted according to the requested output voltage. The amplifier and an internal switch operate as a shunt regulator, and the output of the shunt regulator is connected to the external opto–coupler via SFB pin. To compensate output voltage regulation, typically, two capacitors and one resistor are connected between SFB and VREF pins as . The output

voltage can be derived as calculated by the Equation 1, and the ratio of the resistor divider is 10. The reference (VCVR) for the output voltage is generated by a 10-bit DAC. The minimum resolution is 20mV to meet PD3.0 compliance spec.

$$V_{O} = V_{CVR} \cdot \frac{R_{F1} + R_{F2}}{R_{F2}}$$
 (eq. 1)




Figure 34. Voltage and Current Sensing Circuits

Constant Current Control

Constant current (CC) control is enabled during USB PD APDO contracts (PPS modes). When CC mode is enabled, the supply will foldback the output voltage as the load increases in order to maintain a fixed output current as shown in Figure 35. Output current is sensed via a current-sense resistor RCS, which is connected between the CSP and CSN pins. The sensed signal is internally amplified, and this amplified voltage is connected to the non-inverting input of the internal operational amplifier. Similar to the constant voltage amplifier circuit, it also plays a role as a shunt regulator to regulate the constant output current. In order to compensate output current regulation, one capacitor and one resistor are connected between the IREF and SFB pins as shown in Figure 34. The constant output current can be calculated using Equation 2. $5m\Omega$ is typically used for the sense resistor.

$$I_{O_CC} = \frac{1}{A_{V-CCR}} \times \frac{V_{CCR}}{R_{CS}}$$
 (eq. 2)

Since the voltage across the CSP and CSN pins is small, the sensing resistor should be positioned as close as possible to the pins. An RC filter can be added to the pins to reduce the noise seen on the circuit.




Figure 35. APDO CC Operation

Output Over-Current Protection

Over–Current Protection (OCP) is enabled during USB PD PDO contracts. When OCP mode is enabled the supply will regulate the output voltage until the load current exceeds the OCP threshold, at which point it will cause a fault condition and disable the output voltage as shown in Figure 36. Same as Constant Current Limit Mode, the FAN6390 detects the output current via the current–sense resistor R_{CS} , with the difference being the output of the CC amplifier disconnected from the SFB signal. When the load current exceeds the OCP threshold for longer than t_{D-OCP} Output Over–Current Protection is triggered and the FAN6390 enters Auto Restart Mode.




Figure 36. PDO OCP Operation

Green Mode Operation

The FAN6390 implements green mode operation in order to reduce power consumption during light–load conditions. Green Mode is enabled when there is no valid Sink attached to the Type–C port. During Green Mode operation the Synchronous Rectifier and other block are disabled, reducing the operating current to I_{IN–Green}. Green Mode operation is disabled when there is valid Type–C Sink device attached.




Figure 37. Green Mode Operation

Bleeder Functionality

Bleeder circuits are implemented on the VIN and BLD pins to discharge the output capacitors quickly during mode transitions and to fully discharge VBUS when required. The bleeder circuits in the FAN6390 are sized to meet the timing requirements in the USB PD 3.0 specification. Since the output load can discharge the load sufficiently during heavy loads, the bleeder circuits are only enabled during light load conditions (I_{CS}< I_{CS-EN-BLD}), The operation of the bleeder circuits is shown in Tables 10, 11 and 12.

Table 10. MODE TRANSITION BLEEDER OPERATION

Step Size	New VBUS	t _{BLD} (typ)	BLD Bleeder	VIN Bleeder	LGATE
≤0.5V	≥13V	7ms	Enabled	Disabled	Enabled
	<13V	19ms			
>0.5V	≥13V	56ms			
	<13V	224ms			

Table 11. DETACH & HARD RESET BLEEDER OPERATION

While VBUS	Final VBUS	t _{BLD} (typ)	BLD bleed	VIN bleed	LGATE
>vSafe5V	vSafe5V	224ms	Enabled	Disabled	Enabled
≤vSafe5V	vSafe0V			Enabled	Disabled

Table 12. PROTECTION MODE BLEEDER OPERATION

Condition	Final VBUS	t _{BLD} (typ)	BLD bleed	VIN bleed	LGATE
Standard Protection	vSafe0V	224ms	Enabled	Enabled	Disabled

Device Protections and Auto Restart Operation

The FAN6390 provides Output Over-Voltage Protection, Under-Voltage Protection, Output Over Current Protection, External Over Temperature Protection via NTC, internal Over Temperature Protection, VCONN Over Current Protection and CC line Over Voltage Protection. When a protection mode is triggered, the load switch is disabled and the VIN and BLD bleeder circuits are enabled to protect the Sink device. During this time, the CC pull-up currents $(I_{p-cc1-330}$ and $I_{p-cc2-330})$ are disabled to indicate to the Sink device that the Source is not ready to provide power. The functionality described is shown in Figure 38. Once the fault conditions are removed, the FAN6390 will re-enable the VIN bleeder circuit and begin the auto-restart timer (t_{TwoSecondAR}). After the auto-restart timer expires, the CC pull-up currents will be enabled to allow a Sink device to attach as shown in Figure 39.




Figure 38. Protection Block Diagram




Figure 39. Auto Restart Mode Operation

Output Over-Voltage Protection

Over Voltage Protection (OVP) protects the system of any unexpected high voltage on the VBUS terminals. An OVP fault is triggered when the output voltage exceeds the OVP threshold for longer than t_{D-OVP}. Since the output voltage can change with different USB PD requests, the OVP thresholds will move with the selected contact as shown in

Table 13. In order to avoid mis-triggering an OVP condition during voltage transitions, the OVP circuitry is blanked for $t_{\rm BLK-OVP}$. The maximum OVP threshold is limited to $V_{\rm IN-OVP-MAX}$ regardless of the settings in the table to ensure the voltages stay within the operating range of the FAN6390.

Table 13. OVER-VOLTAGE PROTECTION THRESHOLD

Protocol	PDO or APDO	OVP Threshold
PD2.0	All PDOs	K _{IN-OVP} *PDO
PD3.0	All APDOs	K _{IN-OVP} *APDO




Figure 40. Output Over Voltage Sense Block

Under Voltage Lockout Protection

Under Voltage Lockout (UVLO) protects the system when the output is short–circuited with small impedance. When VIN falls below V_{IN-OFF} threshold, the FAN6390 will enter UVLO protection by disabling the load switch, enabling the VIN bleeder and pulling SFB low until VIN falls below $V_{LATCH-OFF}$. Figure 41 illustrates the operation during a UVLO event. The primary side controller restarts switching once VIN falls below $V_{LATCH-OFF}$, but the operation causes a restart due to the voltage being too low on the VS pin on the primary side controller.




Figure 41. Under Voltage Lockout(UVLO)

External Over Temperature Protection

Higher current charging schemes require hot spot monitoring of the adapter and the Type-C connector temperature. The FAN6390 includes an NTC pin to measure the temperature with an external NTC resistor strategically placed on the PCB. Using only a single pin, the FAN6390 outputs a known current onto the NTC pin which is terminated to ground through an NTC resistor in parallel with a standard 20kW resistor as shown in Figure 42. The resulting voltage on the NTC pin is then converted to a temperature using the internal ADC and is used to report the current temperature via USB PD messaging as well as compare the temperature against an over-temperature warning and fault thresholds. When the temperature exceeds the Warning threshold, a USB PD Alert message will be sent to the Sink to indicate that the temperature is close to causing a fault as shown in Figure 43. If the temperature exceeds the Fault threshold for longer than T_{NTC-Debounce}, a USB PD Alert message will be sent indicating a Fault and the device will enter Auto Restart Mode. Table 14 shows the warning and protection thresholds which may vary slightly according to tolerance of R_p , R_{NTC} and I_{NTC} .




Figure 42. NTC Circuit Diagram




Figure 43. NTC vs. Temperature

Table 14. EXTERNAL OVER TEMPERATURE PROTECTION THRESHOLD

Message	Threshold	Setting
Warning	100°C	R _p =20k Ω@25°C
Fault	110°C	R _{NTC} =100k Ω±1%@25°C (B _{25/50} =4300 k±1%)

Internal Over Temperature Protection

The FAN6390 also implements internal over temperature protection through an internal temperature sensing circuit. Once the internal temperature exceeds the fault protection threshold of 140°C, the FAN6390 sends an Alert indicating an Fault and the device will enter Auto Restart Mode.

VCONN Over Current Protection

A VCONN supply is implemented in the FAN6390 in order to power the E-Marker inside USB Type-C cables designed for currents exceeding 3A. In order to protect the operation of the FAN6390, an Over-Current Protection circuit is implemented for the VCONN supply. If the current on the CC pin rises above I_{CONN_OCP} for longer than t_{VCONN_OCP}, the FAN6390 will disable the VCONN supply and abort the cable marker interrogation.

CC Signal Over-Voltage Protection

The USB Type-C CC pins are located physically close to VBUS on the connector and could be shorted to VBUS via conductive materials as shown in Figure 44. This not only impacts PD protocol communication, but possibly damages the CC pins because of high VBUS voltages. The FAN6390 attempts to protect against damaging the CC pins by implementing Over-Voltage-Protection on the CC pins. The voltage on the CC1 and CC2 pins is continuously

monitored, if the voltage increases above $V_{\text{CC1-OVP}}$ or $V_{\text{CC2-OVP}}$ for longer than $V_{\text{CC-OVP-Debounce}}$, the CC Over-Voltage Protection is triggered and the device enters Auto Restart Mode.




Figure 44. CC1/CC2 Short-circuited with Impedance




Figure 45. CC OVP Sensing Block Diagram

Charge Pump for Synchronous Rectifier (SR)

Generally, TA SR driving voltage is powered from V_{DD} derived from system V_{BUS} which drives internal circuits and SR MOSFET through GATE pin. The GATE driving voltage can't be higher than V_{BUS} . In order to achieve adapter charging high efficiency at low output voltage and high output current application, a new way to boosting GATE pin voltage for Low Side SR is as .




Figure 46. Charge Pump Control Circuit

While V_{IN} < 4.2 V (typ.), FAN6390 enable charge pump circuit to have higher driving voltage V_{OH} for efficiency. During t_{BNK} the switch in side Charge Pump Control Circuit will switch to GND in order to have CP be charged via SR Driving Circuit. After blanking time, the switch will connect to V_{DD} to boost V_{OH} . The V_{OH} will be clamped to ensure the voltage no higher than pin maximum rating to ensure driving circuit safe operation as Figure 47. Basically, proper CP

capacitance is needed to achieve better system efficiency. This capacitance value should be less than 10 nF and should be adjusted depending on the MOSFET input capacitance which is needed to considered as well. The design guideline can be refer to FAN6390 application note.




Figure 47. Timing Flow of Charge Pump

Protections Threshold Summary

Table 15 gives an overview of the available protections.

Table 15. OVERVIEW OF PROTECTIONS

Protection	PDO Threshold	APDO Threshold	
Under Voltage Lockout(UVLO)	V _{II}	V _{IN-OFF}	
Output Over-Voltage Protection(OVP)	120	120%(typ.)	
Output Under-Voltage Protection(UVP)	65% (typ.)	V _{IN-OFF}	
Output Over-Current Protection(OCP)	120%(typ.)	Non (Note 11)	
CC Lines Over-Voltage Protection(CC-OVP)	5.75	5.75V(typ.)	
External Over Temperature Protection	_	Warning:100°C(typ.) (Note 12) Fault:110°C(typ.) (Note 12)	
Internal Over Temperature Protection	Fault:140°C	Fault:140°C(typ.) (Note 12)	
Vconn OCP	50m	50mA(min.)	

^{11.} APDO always works in CC mode

^{12.} Based on the external components $R_p = 20 \text{ k}\Omega$ @ 25°C and $R_{NTC} = 100 \text{ k}\Omega \pm 1\%$ @ 25°C ($B_{25/50} = 4300 \text{ k} \pm 1\%$) and $I_{NTC} = 60 \mu A (typ.)$

WQFN24, 4x4, 0.5P CASE 510BE ISSUE O NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME MOLD CMPD **EXPOSED Cu** Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. В DIMENSION b APPLIES TO PLATED TERMINAL PIN ONE REFERENCE AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM THE TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. **DETAIL B** MILLIMETERS ALTERNATE CONSTRUCTIONS MIN MAX 2X \arr | 0.10 С 0.70 Α 0.80 0.00 2X \alpha 0.10 \cdot C **TOP VIEW** Α3 0.20 REF 0.20 0.30 b D 4.00 BSC 2.60 2.80 (A3)DETAIL B 4.00 BSC E2 2.60 2.80 0.10 C 0.50 BSC 0.35 0.45 **DETAIL A** 0.00 0.15 0.08 С ALTERNATE CONSTRUCTIONS NOTE 4 SEATING PLANE C SIDE VIEW **SOLDERING FOOTPRINT*** 4.30 2.82 4.30 0.10 CAB e/2 PKG OUTLINE C NOTE 3 0.05 **BOTTOM VIEW** 0.50 **PITCH** DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. Coverage may be accessed at www.onsemi.com/site/par/-atent_-warking.pgr. On Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative