# Product Preview <br> PWM Current-Mode Controller for Low-Power Universal Off-Line Supplies 

Housed in SO-8 or DIP8 package, the NCP1200 represents a major leap toward ultra-compact Switch-Mode Power Supplies. Thanks to a novel concept, the circuit allows the implementation of a complete offline battery charger or a standby SMPS with few external components. Furthermore, an integrated output short-circuit protection lets the designer build an extremely low-cost AC/DC wall adapter associated with a simplified feedback scheme.

With an internal structure operating at a fixed $40 \mathrm{kHz}, 60 \mathrm{kHz}$ or 100 kHz , the controller drives low gate-charge switching devices like an IGBT or a MOSFET thus requiring a very small operating power. Thanks to current-mode control, the NCP1200 drastically simplifies the design of reliable and cheap offline converters with excellent audio- susceptibility and inherent pulse-by-pulse control.

When the current setpoint falls below a given value, e.g. the output power demand diminishes, the IC automatically enters the so-called skip cycle mode and provides excellent efficiency at light loads. Because this occurs at low peak current, no acoustic noise takes place.

Finally, the IC is self-supplied from the DC rail, eliminating the need of an auxiliary winding. This feature ensures operation in presence of low output voltage or shorts.

## Features

- No Auxiliary Winding Operation
- Internal Output Short-Circuit Protection
- Extremely Low No-Load Standby Power
- Current-Mode with Skip-Cycle Capability
- Internal Leading Edge Blanking
- 110 mA Peak Current Source/Sink Capability
- Internally Fixed Frequency at $40 \mathrm{kHz}, 60 \mathrm{kHz}$ and 100 kHz
- Direct Optocoupler Connection
- Built-in Frequency Jittering for Lower EMI
- SPICE Models Available for TRANsient and AC Analysis
- Internal Temperature Shutdown


## Typical Applications

- AC/DC Adapters
- Offline Battery Chargers
- Auxiliary/Ancillary Power Supplies (USB, Appliances, TVs, etc.)


## ON Semiconductor ${ }^{\text {T }}$

http://onsemi.com


PIN CONNECTIONS

(Top View)

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

[^0]

PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name | Function | Description |
| :---: | :---: | :--- | :--- |
| 1 | Adj | Adjust the skipping peak current | This pin lets you adjust the level at which the cycle skipping process <br> takes place |
| 2 | FB | Sets the peak current setpoint | By connecting an optocoupler to this pin, the peak current setpoint is <br> adjusted accordingly to the output power demand |
| 3 | CS | Current sense input | This pin senses the primary current and routes it to the internal <br> comparator via an L.E.B |
| 4 | Gnd | The IC ground |  |
| 5 | Drv | Driving pulses | The driver's output to an external MOSFET |
| 6 | V CC | Supplies the IC | This pin is connected to an external bulk capacitor of typically $10 \mu \mathrm{~F}$ |
| 7 | NC | No Connection | This un-connected pin ensures adequate creepage distance |
| 8 | HV | Generates the $\mathrm{V}_{\mathrm{CC}}$ from the line | Connected to the high-voltage rail, this pin injects a constant current into <br> the $\mathrm{V}_{\mathrm{CC}}$ bulk capacitor |



Internal Circuit Architecture

## MAXIMUM RATINGS

| Rating | Symbol | Value | Units |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 16 | V |
| Thermal Resistance Junction-to-Air, PDIP8 version | $\mathrm{R}_{\theta J \mathrm{~A}}$ | 100 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Junction-to-Air, SOIC version | $\mathrm{R}_{\theta \mathrm{AJ}}$ | 178 |  |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{Jmax}}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Typical Temperature Shutdown | - | 140 |  |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD Capability, HBM model (All pins except $\mathrm{V}_{\text {CC }}$ and HV$)$ | - | 2.0 | kV |
| ESD Capability, Machine model | - | 200 | V |
| Maximum Voltage on pin $8(\mathrm{HV})$, pin $6\left(\mathrm{~V}_{\mathrm{CC}}\right)$ grounded | - | 450 | V |
| Maximum Voltage on pin $8(\mathrm{HV})$, pin $6\left(\mathrm{~V}_{\mathrm{CC}}\right)$ decoupled to ground with $10 \mu \mathrm{~F}$ | - | 500 | V |

ELECTRICAL CHARACTERISTICS (For typical values $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{\mathrm{J}}=-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{J}=150^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$ unless otherwise noted)

| Rating | Pin | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

DYNAMIC SELF-SUPPLY (All frequency versions, otherwise noted)

| $\mathrm{V}_{\mathrm{CC}}$ increasing level at which the current source turns-off | 6 | $\mathrm{V}_{\text {CCOFF }}$ | 10.8 | 11.4 | 12 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ decreasing level at which the current source turns-on | 6 | $\mathrm{V}_{\text {CCON }}$ | 9.2 | 9.8 | 10.5 | V |
| $\mathrm{V}_{\text {CC }}$ decreasing level at which the latch-off phase ends | 6 | $\mathrm{V}_{\text {CClatch }}$ | - | 6.3 | - | V |
| Internal IC Consumption, no output load on pin 6 | 6 | $\mathrm{I}_{\mathrm{CC} 1}$ | - | 710 | 880 Note 1. | $\mu \mathrm{A}$ |
| Internal IC Consumption, 1 nF output load on pin 6, FSW $=40 \mathrm{kHz}$ | 6 | ICC2 | - | 1.2 | 1.4 Note 2. | mA |
| Internal IC Consumption, 1 nF output load on pin 6, FSW $=60 \mathrm{kHz}$ | 6 | ICC2 | - | 1.4 | $\begin{gathered} 1.6 \\ \text { Note } 2 . \end{gathered}$ | mA |
| Internal IC Consumption, 1 nF output load on pin 6, FSW $=100 \mathrm{kHz}$ | 6 | ICC2 | - | 1.9 | $2.2$ <br> Note 2. | mA |
| Internal IC Consumption, latch-off phase | 6 | $\mathrm{I}_{\text {cc3 }}$ | - | 350 | - | $\mu \mathrm{A}$ |

## INTERNAL CURRENT SOURCE

| High-voltage current source, $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ | 8 | $\mathrm{I}_{\mathrm{C} 1}$ | 2.8 | 4.0 | - | mA |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| High-voltage current source, $\mathrm{V}_{\mathrm{CC}}=0$ | 8 | $\mathrm{I}_{\mathrm{C} 2}$ | - | 4.9 | - | mA |

DRIVE OUTPUT

| Output voltage rise-time @ CL $=1 \mathrm{nF}, 10-90 \%$ of output signal | 5 | $\mathrm{~T}_{\mathrm{r}}$ | - | 67 | - | ns |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Output voltage fall-time @ CL $=1 \mathrm{nF}, 10-90 \%$ of output signal | 5 | $\mathrm{~T}_{\mathrm{f}}$ | - | 28 | - | ns |
| Source resistance (drive $=0$, Vgate $=\mathrm{V}_{\mathrm{CCHMAX}}-1 \mathrm{~V}$ ) | 5 | $\mathrm{R}_{\mathrm{OH}}$ | 27 | 40 | 61 | $\Omega$ |
| Sink resistance (drive $=11 \mathrm{~V}$, Vgate $=1 \mathrm{~V}$ ) | 5 | $\mathrm{R}_{\mathrm{OL}}$ | 5 | 12 | 20 | $\Omega$ |

CURRENT COMPARATOR (Pin 5 un-loaded)

| Input Bias Current @ 1 V input level on pin 3 | 3 | $\mathrm{I}_{\mathrm{IB}}$ | - | 0.02 | - | $\mu \mathrm{A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum internal current setpoint | 3 | $\mathrm{I}_{\text {Limit }}$ | 0.8 | 0.9 | 1.0 | V |
| Default internal current setpoint for skip cycle operation | 3 | $\mathrm{I}_{\text {Lskip }}$ | - | 350 | - | mV |
| Propagation delay from current detection to gate OFF state | 3 | $\mathrm{~T}_{\text {DEL }}$ | - | 100 | 160 | ns |
| Leading Edge Blanking Duration | 3 | $\mathrm{~T}_{\text {LEB }}$ | - | 230 | - | ns |

INTERNAL OSCILLATOR ( $\mathrm{V}_{\mathrm{CC}}=11 \mathrm{~V}$, pin 5 loaded by $1 \mathrm{k} \Omega$ )

| Oscillation frequency, 40 kHz version | - | $\mathrm{f}_{\mathrm{OSC}}$ | 36 | 42 | 48 | kHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency, 60 kHz version | - | $\mathrm{f}_{\mathrm{OSC}}$ | 52 | 61 | 70 | kHz |
| Oscillation frequency, 100 kHz version | - | $\mathrm{f}_{\mathrm{OSC}}$ | 91 | 103 | 119 | kHz |
| Built-in frequency jittering, $\mathrm{F}_{\text {SW }}=40 \mathrm{kHz}$ | - | $\mathrm{f}_{\text {jitter }}$ | - | 300 | - | $\mathrm{Hz} / \mathrm{V}$ |
| Built-in frequency jittering, $\mathrm{F}_{\text {SW }}=60 \mathrm{kHz}$ | - | $\mathrm{f}_{\mathrm{j} i \mathrm{titer}}$ | - | 450 | - | $\mathrm{Hz} / \mathrm{V}$ |
| Built-in frequency jittering, $\mathrm{F}_{\text {SW }}=100 \mathrm{kHz}$ | - | $\mathrm{f}_{\mathrm{jitter}}$ | - | 100 | - | $\mathrm{Hz} / \mathrm{V}$ |
| Maximum duty-cycle | - | Dmax | 74 | 80 | 87 | $\%$ |

FEEDBACK SECTION (Vcc = 11 V , pin 5 loaded by $1 \mathrm{k} \Omega$ )

| Internal pull-up resistor | 2 | Rup | - | 8.0 | - | $\mathrm{k} \Omega$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin 3 to current setpoint division ratio | - | Iratio | - | 4.0 | - | - |

## SKIP CYCLE GENERATION

| Default skip mode level | 1 | Vskip | 1.1 | 1.4 | 1.6 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin 1 internal output impedance | 1 | Zout | - | 25 | - | $\mathrm{k} \Omega$ |

1. Max value at $T_{J}=-25^{\circ} \mathrm{C}$.
2. Max value @ $T_{J}=25^{\circ} \mathrm{C}$, please see characterization curves.

## APPLICATIONS INFORMATION

## INTRODUCTION

The NCP1200 implements a standard current mode architecture where the switch-off time is dictated by the peak current setpoint. This component represents the ideal candidate where low part-count is the key parameter, particularly in low-cost AC/DC adapters, auxiliary supplies etc. Thanks to its high-performance High-Voltage technology, the NCP1200 incorporates all the necessary components normally needed in UC384X based supplies: timing components, feedback devices, low-pass filter and self-supply. This later point emphasizes the fact that ON Semiconductor's NCP1200 does NOT need an auxiliary winding to operate: the product is naturally supplied from the high-voltage rail and delivers a $\mathrm{V}_{\mathrm{CC}}$ to the IC. This system is called the Dynamic Self-Supply (DSS).

Dynamic Self-Supply
The DSS principle is based on the charge/discharge of the $\mathrm{V}_{\mathrm{CC}}$ bulk capacitor from a low level up to a higher level. We can easily describe the current source operation with a bunch of simple logical equations:

POWER-ON: IF $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CCOFF}}$ THEN Current Source is ON , no output pulses

IF $\mathrm{V}_{\mathrm{CC}}$ decreasing $>\mathrm{V}_{\mathrm{CCON}}$ THEN Current Source is OFF, output is pulsing
IF $\mathrm{V}_{\mathrm{CC}}$ increasing $<\mathrm{V}_{\mathrm{CCOFF}}$ THEN Current Source is ON, output is pulsing
Typical values are: $\mathrm{V}_{\mathrm{CCOFF}}=11.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCON}}=9.8 \mathrm{~V}$
To better understand the operational principle, Figure 1 's sketch offers the necessary light:


Figure 1. The Charge/Discharge Cycle Over a $10 \mu \mathrm{~F} \mathrm{~V}_{\mathrm{Cc}}$ Capacitor

The DSS behavior actually depends on the internal IC consumption and the MOSFET's gate charge, Qg . If we select a MOSFET like the MTD1N60E, Qg equals 11 nC (max). With a maximum switching frequency of 48 kHz (for the P40 version), the average power necessary to drive the MOSFET (excluding the driver efficiency and neglecting various voltage drops) is:

$$
\frac{1}{2} \cdot \mathrm{Fsw} \cdot \mathrm{Qg} \cdot \mathrm{~V}_{\mathrm{CC}} \quad \text { with }
$$

Fsw $=$ maximum switching frequency
$\mathrm{Qg}=$ MOSFET's gate charge
$\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{GS}}$ level applied to the gate
To obtain the final IC current, simply divide this result by $\mathrm{V}_{\mathrm{CC}}:$ Idriver $=\frac{1}{2} \cdot \mathrm{Fsw} \cdot \mathrm{Qg}=220 \mu \mathrm{~A}$. The total standby power consumption at no-load will therefore heavily rely on the internal IC consumption plus the above driving current (altered by the driver's efficiency). Suppose that the IC is supplied from a 400 V DC line. To fully supply the integrated circuit, let's imagine the 4 mA source is ON during 8 ms and OFF during 50 ms . The IC power contribution is therefore: $400 \mathrm{~V} .4 \mathrm{~mA} \cdot 0.16=256 \mathrm{~mW}$. If
for design reasons this contribution is still too high, several solutions exist to diminish it:

1. Use a MOSFET with lower gate charge Qg
2. Connect pin through a diode (1N4007 typically) to one of the mains input. The average value on pin 8 becomes $\frac{2^{*} V_{\text {mains }} \text { PEAK }}{\pi}$. Our power contribution example drops to: 160 mW .


Figure 2. A simple diode naturally reduces the average voltage on pin 8
3. Permanently force the $\mathrm{V}_{\mathrm{CC}}$ level above $\mathrm{V}_{\mathrm{CCH}}$ with an auxiliary winding. It will automatically disconnect the internal start-up source and the IC will be fully self-supplied from this winding. Again, the total power drawn from the mains will significantly decrease. Make sure the auxiliary voltage never exceeds the 16 V limit.

## Skipping Cycle Mode

The NCP1200 automatically skips switching cycles when the output power demand drops below a given level. This is accomplished by monitoring the FB pin. In normal operation, pin 2 imposes a peak current accordingly to the load value. If the load demand decreases, the internal loop asks for less peak current. When this setpoint reaches a determined level, the IC prevents the current from decreasing further down and starts to blank the output pulses: the IC enters the so-called skip cycle mode, also named controlled burst operation. The power transfer now depends upon the width of the pulse bunches (Figure 3a). Suppose we have the following component values:
Lp, primary inductance $=1 \mathrm{mH}$
$\mathrm{F}_{\text {SW }}$, switching frequency $=48 \mathrm{kHz}$
Ip skip $=300 \mathrm{~mA}$ (or $350 \mathrm{mV} /$ Rsense)
The theoretical power transfer is therefore:

$$
\frac{1}{2} \cdot \mathrm{Lp} \cdot \mathrm{Ip}^{2} \cdot \mathrm{Fsw}=2.2 \mathrm{~W}
$$

If this IC enters skip cycle mode with a bunch length of 10 ms over a recurrent period of 100 ms , then the total power transfer is: 2.2 0. $0.1=220 \mathrm{~mW}$.

To better understand how this skip cycle mode takes place, a look at the operation mode versus the FB level immediately gives the necessary insight:


Figure 3. Feedback Voltage Variations

When FB is above the skip cycle threshold (1.4 V by default), the peak current cannot exceed $1 \mathrm{~V} /$ Rsense. When the IC enters the skip cycle mode, the peak current cannot go below Vpin1 / 4 (Figure 3b). The user still has the flexibility to alter this 1.4 V by either shunting pin 1 to ground through a resistor or raising it through a resistor up to the desired level.


Figure 3a. Output pulses at various power levels ( $\mathrm{X}=5 \mu \mathrm{~s} / \mathrm{div}$ ) $\mathrm{P} 1<\mathrm{P} 2<\mathrm{P} 3$


Figure 3b. The skip cycle takes place at low peak currents which guarantees noise free operation

## Power Dissipation

The NCP1200 is directly supplied from the DC rail through the internal DSS circuitry. The current flowing through the DSS is therefore the direct image of the NCP1200 current consumption. The total power dissipation can be evaluated using: $\left(\mathrm{V}_{\text {HVDC }}-11 \mathrm{~V}\right) \cdot$ ICC2. If we operate the device on a 250 VAC rail, the maximum rectified voltage can go up to 350 VDC. As a result, the worse case dissipation occurs on the 100 kHz version which will dissipate $340.1 .8 \mathrm{~mA} @ \mathrm{Tj}=-25^{\circ} \mathrm{C}=612 \mathrm{~mW}$ (however this 1.8 mA number will drop at higher operating temperatures). A DIP8 package offers a junction-to-ambient thermal resistance of $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}} 100^{\circ} \mathrm{C} / \mathrm{W}$. The maximum power dissipation can thus be computed knowing the maximum operating ambient temperature (e.g. $70^{\circ} \mathrm{C}$ ) together with the maximum allowable junction temperature ( $125^{\circ} \mathrm{C}$ ): Pmax $=\frac{\mathrm{T}_{\mathrm{Jmax}}-\mathrm{T}_{\text {Amax }}}{R_{\text {R日J-A }}}=550 \mathrm{~mW}$. As we can see, we do not reach the worse consumption budget imposed by the 100 kHz version. Two solutions exist to cure this trouble. The first one consists in adding some copper area around the NCP1200 DIP8 footprint. By adding a min-pad area of $80 \mathrm{~mm}^{2}$ of $35 \mu$ copper ( 1 oz .) $\mathrm{R}_{\theta \mathrm{JJ}-\mathrm{A}}$ drops to about $75^{\circ} \mathrm{C} / \mathrm{W}$ which allows the use of the 100 kHz version. The other solutions are:

1. Add a series diode with pin 8 (as suggested in the above lines) to drop the maximum input voltage down to $111 \mathrm{~V}(350 / \mathrm{pi})$ and thus dissipate less than 200 mW
2. Implement a self-supply through an auxiliary winding to permanently disconnect the self-supply.
SO-8 package offers a worse $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ compared to that of the DIP8 package: $178^{\circ} \mathrm{C} / \mathrm{W}$. Again, adding some copper area around the PCB footprint will help decrease this number: 12 mm x 12 mm to drop $\mathrm{R}_{\theta \mathrm{J}-\mathrm{A}}$ down to $100^{\circ} \mathrm{C} / \mathrm{W}$ with $35 \mu$ copper thickness ( 1 oz .) or $6.5 \mathrm{~mm} \times 6.5 \mathrm{~mm}$ with $70 \mu$ copper thickness ( 2 oz .). As one can see, we do not recommend using the SO-8 package for the 100 kHz version with DSS active as the IC may not be able to sustain the power (except if you have the adequate place on your PCB). However, using the solution of the series diode or the self-supply through the auxiliary winding does not cause any problem with this frequency version. These options are thoroughly described in the AND8023/D.

## Overload Operation

In applications where the output current is purposely not controlled (e.g. wall adapters delivering raw DC level), it is interesting to implement a true short-circuit protection. A short-circuit actually forces the output voltage to be at a low level, preventing a bias current to circulate in the optocoupler LED. As a result, the FB pin level is pulled up to 4.1 V , as internally imposed by the IC. The peak current setpoint goes to the maximum and the supply delivers a rather high power with all the associated effects. Please note that this can also happen in case of feedback loss, e.g. a broken optocoupler. To account for this situation, the NCP1200 hosts a dedicated overload detection circuitry. Once activated, this circuitry imposes to deliver pulses in a burst manner with a low duty-cycle. The system recovers when the fault condition disappears.
During the start-up phase, the peak current is pushed to the maximum until the output voltage reaches its target and the feedback loop takes over. This period of time depends on normal output load conditions and the maximum peak current allowed by the system. The time-out used by this IC works with the $\mathrm{V}_{\mathrm{CC}}$ decoupling capacitor: as soon as the $\mathrm{V}_{\mathrm{CC}}$ decreases from the $\mathrm{V}_{\mathrm{CCOFF}}$ level (typically 11.4 V ) the device internally watches for an overload current situation. If this condition is still present when $\mathrm{V}_{\mathrm{CCON}}$ is reached, the controller stops the driving pulses, prevents the self-supply current source to restart and puts all the circuitry in standby, consuming as little as $350 \mu \mathrm{~A}$ typical ( $\mathrm{I}_{\mathrm{CC} 3}$ parameter). As a result, the $\mathrm{V}_{\mathrm{CC}}$ level slowly discharges toward 0 . When this level crosses 6.3 V typical, the controller enters a new startup phase by turning the current source on: $\mathrm{V}_{\mathrm{CC}}$ rises toward 11.4 V and again delivers output pulses at the $\mathrm{UVLO}_{\mathrm{H}}$ crossing point. If the fault condition has been removed before $\mathrm{UVLO}_{\mathrm{L}}$ approaches, then the IC continues its normal operation. Otherwise, a new fault cycle takes place. Figure 4 shows the evolution of the signals in presence of a fault.


Figure 4. If the fault is relaxed during the $V_{c c}$ natural fall down sequence, the IC automatically resumes. If the fault persists when $\mathrm{V}_{\mathrm{CC}}$ reached $\mathrm{UVLO}_{\mathrm{L}}$, then the controller cuts everything off until recovery.

## Calculating the Vcc Capacitor

As the above section describes, the fall down sequence depends upon the $\mathrm{V}_{\mathrm{CC}}$ level: how long does it take for the $\mathrm{V}_{\mathrm{CC}}$ line to go from 11.4 V to 9.8 V ? The required time depends on the start-up sequence of your system, i.e. when you first apply the power to the IC. The corresponding transient fault duration due to the output capacitor charging must be less than the time needed to discharge from 11.4 V to 9.8 V , otherwise the supply will not properly start. The test consists in either simulating or measuring in the lab how much time the system takes to reach the regulation at full load. Let's suppose that this time corresponds to 6 ms . Therefore a $\mathrm{V}_{\mathrm{CC}}$ fall time of 10 ms could be well appropriated in order to not trigger the overload detection circuitry. If the corresponding IC consumption, including the MOSFET drive, establishes at 1.5 mA , we can calculate the required capacitor using the following formula: $\Delta t=\frac{\Delta V \cdot C}{i}$, with $\Delta V=2 V$. Then for a wanted $\Delta t$ of 10 ms ,

C equals $8 \mu \mathrm{~F}$ or $10 \mu \mathrm{~F}$ for a standard value. When an overload condition occurs, the IC blocks its internal circuitry and its consumption drops to $350 \mu \mathrm{~A}$ typical. This appends at $\mathrm{V}_{\mathrm{CC}}=9.8 \mathrm{~V}$ and it remains stuck until $\mathrm{V}_{\mathrm{CC}}$ reaches 6.5 V : we are in latch-off phase. Again, using the calculated $10 \mu \mathrm{~F}$ and $350 \mu \mathrm{~A}$ current consumption, this latch-off phase lasts: 109 ms .

## A Typical Application

The below schematic depicts a low-cost 3.5 W AC/DC 6.5 V wall adapter. This is a typical application where the wall-pack must deliver a raw DC level to a given internally regulated apparatus: toys, calculators, CD-players etc. Thanks to the inherent short-circuit protection of the NCP1200, you only need a bunch of components around the IC, keeping the final cost at an extremely low level. The transformer is available from different suppliers as detailed below.


Figure 5. A typical AC/DC wall adapter showing the reduced part count thanks to the NCP1200

T1: Lp $=2.9 \mathrm{mH}, \mathrm{Np}: \mathrm{Ns}=1: 0.08$, leakage $=80 \mu \mathrm{H}, \mathrm{E} 16$ core, NCP1200P40
To help designers during the design stage, several manufacturers propose ready-to-use transformers for the above application, but can also develop devices based on your particular specification:

## Eldor Corporation Headquarter

Via Plinio 10,
22030 Orsenigo
(Como) Italia
Tel.: +39-031-636 111
Fax : +39-031-636 280
Email: eldor@eldor.it
www.eldor.it
ref. 1: 2262.0058C: 3.5 W version
$(\mathrm{Lp}=2.9 \mathrm{mH}$, Lleak $=80 \mu \mathrm{H}$, E16)
ref. 2: 2262.0059A: 5 W version
$(\mathrm{Lp}=1.6 \mathrm{mH}$, Lleak $=45 \mu \mathrm{H}$, E16)

## EGSTON GesmbH

Grafenbergerstraße 37
3730 Eggenburg
Austria
Tel.: +43 (2984) 2226-0
Fax : +43 (2984) 2226-61
Email: info@egston.com
http://www.egston.com/english/index.htm
ref. 1: F0095001: 3.5 W version
$(\mathrm{Lp}=2.7 \mathrm{mH}$, Lleak $=30 \mu \mathrm{H}$, sandwich configuration, E16)

## Atelier Special de Bobinage

125 cours Jean Jaures
38130 ECHIROLLES FRANCE
Tel.: 33 (0)4 76230224
Fax: 33 (0)4 76226489
Email: asb@wanadoo.fr
ref. 1: NCP1200-10 W-UM: 10 W for USB
( $\mathrm{Lp}=1.8 \mathrm{mH}, 60 \mathrm{kHz}, 1: 0.1, \mathrm{RM} 8$ pot core)

## Coilcraft

1102 Silver Lake Road
Cary, Illinois 60013 USA
Tel: (847) 639-6400
Fax: (847) 639-1469
Email: info@coilcraft.com http://www.coilcraft.com
ref. 1: Y8844-A: 3.5 W version
$(\mathrm{Lp}=2.9 \mathrm{mH}$, Lleak $=65 \mu \mathrm{H}$, E16)
ref. 2: Y8848-A: 10 W version
$(\mathrm{Lp}=1.8 \mathrm{mH}$, Lleak $=45 \mu \mathrm{H}, 1: 01, \mathrm{E}$ core $)$

If the leakage inductance is kept low, the MTD1N60E can withstand accidental avalanche energy, e.g. during a high-voltage spike superimposed over the mains, without the help of a clamping network. If this leakage path permanently forces a drain-source voltage above the MOSFET BVdss ( 600 V ), a clamping network is mandatory and must be built around Rclamp and Clamp. Dclamp shall react extremely fast and can be a MUR160 type. To calculate the component values, the following formulas will help you: $\mathrm{R}_{\text {clamp }}=$

$$
\begin{gathered}
2 \cdot \mathrm{~V}_{\text {clamp }} \cdot\left(\mathrm{V}_{\text {clamp }}-\left(\mathrm{V}_{\text {out }}+\mathrm{Vf} \mathrm{sec}\right) \cdot \mathrm{N}\right) \\
\mathrm{L}_{\text {leak }} \cdot \mathrm{Ip}^{2} \cdot \mathrm{Fsw} \\
\mathrm{C}_{\text {clamp }}=\frac{\mathrm{V}_{\text {clamp }}}{\mathrm{V}_{\text {ripple }} \cdot \mathrm{Fsw} \cdot \mathrm{R}_{\text {clamp }}}
\end{gathered}
$$

with:
$\mathbf{V}_{\text {clamp: }}$ the desired clamping level, must be selected to be between 40 to 80 volts above the reflected output voltage when the supply is heavily loaded.
$\mathbf{V}_{\text {out }}+\mathbf{V f}$ : the regulated output voltage level + the secondary diode voltage drop
$\mathbf{L}_{\text {leak }}$ : the primary leakage inductance
$\mathbf{N}$ : the Ns:Np conversion ratio
$\mathbf{F}_{\text {SW }}$ : the switching frequency
$\mathbf{V}_{\text {ripple }}$ : the clamping ripple, could be around 20 V
Another option lies in implementing a snubber network which will damp the leakage oscillations but also provide more capacitance at the MOSFET's turn-off. The peak voltage at which the leakage forces the drain is calculated by: $v_{\text {max }}=I p \cdot \sqrt{\frac{L_{\text {leak }}}{C_{\text {lump }}}}$ where $C_{\text {lump }}$ represents the total parasitic capacitance seen at the MOSFET opening. Typical values for Rsnubber and Csnubber in this 4 W application could respectively be $1.5 \mathrm{k} \Omega$ and 47 pF . Further tweaking is nevertheless necessary to tune the dissipated power versus standby power.

## Available Documents

"Implementing the NCP1200 in Low-cost AC/DC Converters", AND8023/D
"Conducted EMI Filter Design for the NCP1200", AND8032/D
"Ramp Compensation for the NCP1200", AND8029/D
TRANSient and AC models available to download at: http://onsemi.com/pub/NCP1200
NCP1200 design spreadsheet available to download at: http://onsemi.com/pub/NCP1200

ORDERING INFORMATION

| Device | Type | Package | Shipping |
| :--- | :---: | :---: | :---: |
| NCP1200P40 | $\mathrm{F}_{\text {SW }}=40 \mathrm{kHz}$ | PDIP8 | 50 Units / Rail |
| NCP1200D40 | $\mathrm{F}_{\text {SW }}=40 \mathrm{kHz}$ | SO-8 | 2500 Units /Reel |
| NCP1200P60 | $\mathrm{F}_{\text {SW }}=60 \mathrm{kHz}$ | PDIP8 | 50 Units / Rail |
| NCP1200D60 | $\mathrm{F}_{\text {SW }}=60 \mathrm{kHz}$ | SO-8 | 2500 Units /Reel |
| NCP1200D100 | $\mathrm{F}_{\text {SW }}=100 \mathrm{kHz}$ | PDIP8 | 50 Units / Rail |
| NCP1200P100 | $\mathrm{F}_{\mathrm{SW}}=100 \mathrm{kHz}$ | SO-8 | 2500 Units / Reel |

## PACKAGE DIMENSIONS

DIP8
P SUFFIX
CASE 626-05
ISSUE L


NOTES:

1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.

| DIM | MILLIMETERS |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 9.40 | 10.16 | 0.370 | 0.400 |  |
| B | 6.10 | 6.60 | 0.240 | 0.260 |  |
| C | 3.94 | 4.45 | 0.155 | 0.175 |  |
| D | 0.38 | 0.51 | 0.015 | 0.020 |  |
| F | 1.02 | 1.78 | 0.040 | 0.070 |  |
| G | 2.54 |  | BSC | 0.100 BSC |  |
| H | 0.76 | 1.27 | 0.030 |  |  |
| J | 0.20 | 0.30 | 0.008 | 0.012 |  |
| K | 2.92 | 3.43 | 0.115 |  |  |
| L | 7.62 BSC |  | 0.135 |  |  |
| M | --- | $10^{\circ}$ | 0.300 |  |  |

NOTES:
DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 4.80 | 5.00 | 0.189 | 0.197 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.053 | 0.069 |  |  |
| D | 0.33 | 0.51 | 0.013 | 0.020 |  |  |
| G | 1.27 |  | BSC | 0.050 |  | BSC |
| H | 0.10 | 0.25 | 0.004 | 0.010 |  |  |
| J | 0.19 | 0.25 | 0.007 | 0.010 |  |  |
| K | 0.40 | 1.27 | 0.016 | 0.050 |  |  |
| M | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |  |  |
| S | 5.80 | 6.20 | 0.228 | 0.244 |  |  |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support
German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com
EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781
*Available from Germany, France, Italy, UK, Ireland

## CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong \& Singapore: 001-800-4422-3781
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.


[^0]:    This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.

