NVD5C684NL

Product Preview

Power MOSFET

60 V, 17.5 m Ω , 38 A, Single N-Channel

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	60	V
Gate-to-Source Voltage			V_{GS}	±16	V
Continuous Drain Cur-	Steady	T _C = 25°C	I _D	38	Α
rent R _{θJC} (Notes 1 & 3)		T _C = 100°C		27	
Power Dissipation R _{θJC}	State	T _C = 25°C	P_{D}	27	W
(Note 1)		T _C = 100°C		13	
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2 & 3)	Steady	T _A = 25°C	I _D	13	Α
		T _A = 100°C		9.0	
Power Dissipation R _{θJA}	State	T _A = 25°C	P_{D}	3.0	W
(Notes 1 & 2)		T _A = 100°C		1.5	
Pulsed Drain Current	$T_A = 25^{\circ}C$, $t_p = 10 \mu s$		I _{DM}	130	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			IS	TBD	Α
Single Pulse Drain-to-Source Avalanche Energy ($T_J = 25$ °C, $V_{GS} = 10$ V, $I_{L(pk)} = TBD$ A, $L = 0.1$ mH)			E _{AS}	TBD	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{\theta JC}$	5.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	50	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.



ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)}	I _D	
60 V	17.5 mΩ @ 10 V	38 A	
	24.5 mΩ @ 4.5 V	30 7	





DPAK CASE 369C STYLE 2

MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location

Y = Year

WW = Work Week

5C684L = Device Code

G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

NVD5C684NL

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						•	•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				TBD		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T _J = 125°C			250	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{G}$	_S = 16 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.2		2.1	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				TBD		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _I	_O = 10 A		14	17.5	mΩ
	-	$V_{GS} = 4.5 \text{ V, I}$	_D = 10 A		19.6	24.5	1
Forward Transconductance	9FS	$V_{DS} = TBD V$,	I _D = 10 A		TBD		S
CHARGES, CAPACITANCES AND GATE RE	SISTANCES						
Input Capacitance	C _{iss}				700		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			300		1
Reverse Transfer Capacitance	C _{rss}	v D2 – 20	, v		3.0		1
Total Gate Charge	Q _{G(TOT)}	$V_{OS} = 48 \text{ V},$ $V_{GS} = 4.5 \text{ V}$	V _{GS} = 4.5 V		4.0		nC
	I _D = 10 A V _{GS} = 10 V	V _{GS} = 10 V		9.0		┦ │	
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$ $I_{D} = 10 \text{ A}$			TBD		nC
Gate-to-Source Charge	Q_{GS}				2.0		
Gate-to-Drain Charge	Q_{GD}				1.0		1
Plateau Voltage	V_{GP}				TBD		V
SWITCHING CHARACTERISTICS (Note 5)	<u>'</u>						
Turn-On Delay Time	t _{d(on)}				TBD		ns
Rise Time	t _r	Vcc = 4.5 V. Vr	ne = 48 V.		TBD		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$ $I_{D} = 10 \text{ A}, R_{G} = 2.5 \Omega$			TBD		1
Fall Time	t _f				TBD		1
DRAIN-SOURCE DIODE CHARACTERISTIC	S						<u> </u>
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	T _J = 25°C		TBD	TBD	V
		$I_{S} = 10 \text{ A}$	T _J = 125°C		TBD		_
Reverse Recovery Time	t _{RR}	$V_{GS} = 0$ V, dls/dt = 100 A/ μ s, $I_{S} = 10$ A			TBD		ns
Charge Time	ta				TBD		1
Discharge Time	tb				TBD		1
Reverse Recovery Charge	Q _{RR}				TBD		nC

ORDERING INFORMATION

Order Number	Package	Shipping [†]		
NVD5C684NLT4G	DPAK (Pb-Free)	2500 / Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

NVD5C684NL

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369C ISSUE E



NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
- 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-
- MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
b	0.025	0.035	0.63	0.89		
b2	0.028	0.045	0.72	1.14		
b3	0.180	0.215	4.57	5.46		
С	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
E	0.250	0.265	6.35	6.73		
е	0.090	BSC	2.29	BSC		
Н	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.114 REF		2.90	REF		
L2	0.020 BSC		0.51	BSC		
L3	0.035	0.050	0.89	1.27		
L4		0.040		1.01		
Z	0.155		3.93			

- STYLE 2: PIN 1. GATE
 - 2. DRAIN
 - SOURCE

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative