ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

Quad D-type flip-flop with reset; positive-edge triggerRev. 5 — 29 January 2016Product of

Product data sheet

General description 1.

The 74HC175; 74HCT175 is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn) and complementary outputs (Qn and Qn). The common clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The D-input that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition will be stored in the flip-flop and appear at the Q output. A LOW on MR causes the flip-flops and outputs to be reset LOW. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

Features and benefits 2.

- Input levels:
 - For 74HC175: CMOS level
 - For 74HCT175: TTL level
- Four edge-triggered D-type flip-flops
- Asynchronous master reset
- Complies with JEDEC standard no. 7A
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from –40 °C to +85 °C and –40 °C to +125 °C.

Ordering information 3.


Table 1. **Ordering information**


Type number	Package								
	Temperature range	Name	Description	Version					
74HC175D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width	SOT109-1					
74HCT175D	_		3.9 mm						
74HC175DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1					
74HCT175DB	_		body width 5.3 mm						
74HC175PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1					
74HCT175PW	_		body width 4.4 mm						



Quad D-type flip-flop with reset; positive-edge trigger

4. Functional diagram






Quad D-type flip-flop with reset; positive-edge trigger

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
MR	1	asynchronous master reset input (active LOW)
Q0 to Q3	2, 7, 10, 15	flip-flop output
Q0 to Q3	3, 6, 11, 14	complementary flip-flop output
D0 to D3	4, 5, 12, 13	data input
GND	8	ground (0 V)
СР	9	clock input (LOW-to-HIGH edge-triggered)
V _{CC}	16	positive supply voltage

6. Functional description

Table 3.Function table

Operating modes	Inputs			Outputs	
	MR	СР	Dn	Qn	Qn
reset (clear)	L	Х	Х	L	Н
load "1"	Н	↑	h	Н	L
load "0"	Н	↑	I	L	Н

[1] H = HIGH voltage level;


h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

X = don't care;

 \uparrow = LOW-to-HIGH clock transition.



7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 V \text{ or } V_{I} > V_{CC} + 0.5 V$		-	±20	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		-	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	50	mA
I _{GND}	ground current			-50	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C$				
		SO16, SSOP16 and TSSOP16	[1]	-	500	mW

For SO16 package: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
 For SSOP16 and TSSOP16 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions		74HC175			74HCT175		
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+125	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C te	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC17	5									
VIH	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		I_{O} = -4.0 mA; V_{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1	-	±1	μA
I _{CC}	supply current	$V_1 = V_{CC}$ or GND; $I_0 = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	75					I	1		1	4
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{он}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								1
	output voltage	$I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 5.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
II	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1	-	±1	μA

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	• +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I _{CC}	supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$	-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V								
		Dn input	-	40	144	-	180	-	196	μA
		CP input	-	60	216	-	270	-	294	μA
		MR input	-	100	360	-	450	-	490	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC17	5									
t _{pd}	propagation delay	CP to Qn, Qn; [1] see Figure 7								
		V _{CC} = 2.0 V	-	55	175	-	220	-	265	ns
		V _{CC} = 4.5 V	-	20	35	-	44	-	53	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	16	30	-	37	-	45	ns
t _{PHL}	HIGH to LOW propagation	MR to Qn, Qn; see Figure 9								
	delay	V _{CC} = 2.0 V	-	50	150	-	190	-	225	ns
		V _{CC} = 4.5 V	-	18	30	-	38	-	45	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	15	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	14	26	-	33	-	38	ns
t _t	transition time	Qn output; see Figure 7 [2]								
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns

Quad D-type flip-flop with reset; positive-edge trigger

Table 7. Dynamic characteristics ...continued

GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _W	pulse width	CP input HIGH or LOW; see Figure 7								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
		MR input LOW; see <u>Figure 9</u>								
		V _{CC} = 2.0 V	80	19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
t _{rec}	recovery time	MR to CP; see Figure 9								
		V _{CC} = 2.0 V	5	-33	-	5	-	5	-	ns
		V _{CC} = 4.5 V	5	-12	-	5	-	5	-	ns
		V _{CC} = 6.0 V	5	-10	-	5	-	5	-	ns
t _{su}	set-up time	Dn to CP; see Figure 7								
		V _{CC} = 2.0 V	80	3	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	1	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	1	-	17	-	20	-	ns
t _h	hold time	Dn to CP; see Figure 7								
		V _{CC} = 2.0 V	25	2	-	30	-	40	-	ns
		V _{CC} = 4.5 V	5	0	-	6	-	8	-	ns
		V _{CC} = 6.0 V	4	0	-	5	-	7	-	ns
f _{max}	maximum	CP input; see Figure 7								
	frequency	V _{CC} = 2.0 V	6	25	-	4.8	-	4	-	MHz
		V _{CC} = 4.5 V	30	75	-	24	-	20	-	MHz
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	83	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	89	-	28	-	24	-	MHz
C _{PD}	power dissipation capacitance	per package; [3] $V_1 = GND$ to V_{CC}	-	32	-	-	-	-	-	pF

Quad D-type flip-flop with reset; positive-edge trigger

Table 7. Dynamic characteristics ...continued

GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HCT17	75				1		1	1		
t _{pd}	propagation		[1]							
	delay	see Figure 7								
		$V_{CC} = 4.5 V$	-	19	33	-	41	-	50	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
t _{PHL}	HIGH to LOW	MR to Qn; see Figure 9								
	propagation delay	$V_{CC} = 4.5 V$	-	22	38	-	48	-	57	ns
	uelay	$V_{CC} = 5 \text{ V}; C_{L} = 15 \text{ pF}$	-	19	-	-	-	-	-	ns
		MR to Qn; see Figure 9								
		$V_{CC} = 4.5 V$	-	19	35	-	44	-	53	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
tt	transition time	Qn output; see Figure 7	[2]							
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	CP input; see Figure 7								
		V _{CC} = 4.5 V	20	12	-	25	-	30	-	ns
		MR input LOW; see Figure 9								
		$V_{CC} = 4.5 V$	20	11	-	25	-	30	-	ns
t _{rec}	recovery time	MR to CP; see Figure 9								
	-	V _{CC} = 4.5 V	5	-10	-	5	-	5	-	ns
t _{su}	set-up time	Dn to CP; see Figure 7								
		V _{CC} = 4.5 V	16	5	-	20	-	24	-	ns
t _h	hold time	Dn to CP; see Figure 7								
		$V_{CC} = 4.5 V$	5	0	-	5	-	5	-	ns
f _{max}	maximum	CP input; see Figure 7								
max	frequency	$V_{CC} = 4.5 V$	25	49	-	20	-	17	-	MHz
		V _{CC} = 5 V; C _L = 15 pF	-	54	-	-	-	-	-	MHz
C _{PD}	power dissipation capacitance		[3] _	34	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;


 $\Sigma \ (C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs;


 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V.

Quad D-type flip-flop with reset; positive-edge trigger

11. Waveforms





Quad D-type flip-flop with reset; positive-edge trigger




Table 8.Measurement points

Туре	Input		Output
	VI	V _M	V _M
74HC175	V _{CC}	0.5V _{CC}	0.5V _{CC}
74HCT175	3 V	1.3 V	1.3 V

Quad D-type flip-flop with reset; positive-edge trigger




Table 9. Test data

Туре	Input Load			Test	
	VI	t _r , t _f	CL	RL	
74HC175	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	t _{PLH} , t _{PHL}
74HCT175	3 V	6 ns	15 pF, 50 pF	1 kΩ	t _{PLH} , t _{PHL}

Quad D-type flip-flop with reset; positive-edge trigger

12. Package outline




Fig 11. Package outline SOT109-1 (SO16)

74HC_HCT175

Quad D-type flip-flop with reset; positive-edge trigger




Fig 12. Package outline SOT338-1 (SSOP16)

74HC_HCT175

Quad D-type flip-flop with reset; positive-edge trigger




Fig 13. Package outline SOT403-1 (TSSOP16)

74HC_HCT175

13. Abbreviations

Table 10. Abbreviations			
Acronym	Description		
CMOS	Complementary Metal-Oxide Semiconductor		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
НВМ	Human Body Model		
MM	Machine Model		
TTL	Transistor-Transistor Logic		

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT175 v.5	20160129	Product data sheet	-	74HC_HCT175 v.4	
Modifications:	Type numbers	s 74HC175N and 74HCT175N	(SOT38-4) removed	d.	
74HC_HCT175 v.4	20140408	Product data sheet	-	74HC_HCT175 v.3	
Modifications:	General description corrected (errata).				
74HC_HCT175 v.3	20140331	Product data sheet	-	74HC_HCT175_CNV_2	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 				
74HC_HCT175_CNV_2	19980708	Product specification	-	-	

Quad D-type flip-flop with reset; positive-edge trigger

15. Legal information

15.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quad D-type flip-flop with reset; positive-edge trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Quad D-type flip-flop with reset; positive-edge trigger

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 5
8	Recommended operating conditions 5
9	Static characteristics 6
10	Dynamic characteristics 7
11	Waveforms 10
12	Package outline 13
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers 17
15.4	Trademarks 18
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 January 2016 Document identifier: 74HC_HCT175