

100341

Low Power 8-Bit Shift Register

General Description


The 100341 contains eight edge-triggered, D-type flip-flops with individual inputs (Pn) and outputs (Qn) for parallel operation, and with serial inputs (D_n) and steering logic for bidirectional shifting. The flip-flops accept input data a setup time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs S₀ and S₁, which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Truth Table. All inputs have 50 $k\Omega$ pull-down resistors.

Features

- 35% power reduction of the 100141
- 2000V ESD protection
- Pin/function compatible with 100141
- Voltage compensated operating range = -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9459101

Logic Symbol




Pin Names	Description
CP	Clock Input
S ₀ , S ₁	Select Inputs
D ₀ , D ₇	Serial Inputs
P ₀ -P ₇	Parallel Inputs
Q ₀ -Q ₇	Data Outputs


Connection Diagrams



24-Pin Quad Cerpak



Logic Diagram



Truth Table

Function			Inputs			Outputs							
	D ₇	Do	S ₁	So	СР	Q ₇	Q ₆	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Qo
Load Register	Х	Х	L	L	~	P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	Po
Shift Left	Х	L	L	Н	~	Q_6	Q ₅	Q_4	Q_3	Q_2	Q ₁	Qo	L
Shift Left	X	Н	L	н		Q_6	Q ₅	Q_4	Q_3	Q_2	Q ₁	Q_{o}	Н
Shift Right	L	Х	Н	L	~	L	Q ₇	Q_6	Q ₅	Q_4	Q_3	Q_2	Q ₁
Shift Right	Н	X	Н	L	<i>-</i>	Н	Q ₇	Q_6	Q ₅	Q ₄	Q_3	Q_2	Q ₁
Hold	Х	Х	Н	Н	Х								
Hold	X	X	Х	X	Н	No Change							
Hold	X	X	Х	Х	L								

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

✓ = LOW-to-HIGH Transition

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Above which the useful life may be impaired

Storage Temperature (T_{STG}) $-65^{\circ}C$ to +150 $^{\circ}C$

Maximum Junction Temperature (T_J)

Ceramic +175°C

V_{EE} Pin Potential to Ground Pin -7.0V to +0.5V Input Voltage (DC) V_{EE} to +0.5V

Input Voltage (DC) V_{EE} to +0.5V Output Current (DC Output HIGH) -50 mA

,

Recommended Operating Conditions

Case Temperature (T_C)

ESD (Note 2)

Military $-55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$

Supply Voltage (V_{EE})

-5.7V to -4.2V

≥2000V

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Military Version

DC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND, T_{C} = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	T _C	Condi	tions	Notes	
V _{OH}	Output HIGH Voltage	-1025	-870	mV	0°C to +125°C				
		-1085	-870	mV	−55°C	$V_{IN} = V_{IH} (Max)$	Loading with	(Notes 3, 4,	
V _{OL}	Output LOW Voltage	-1830	-1620	mV	0°C to +125°C	or V _{IL} (Min)	50Ω to -2.0V	5)	
		-1830	-1555	mV	−55°C				
V _{OHC}	Output HIGH Voltage	-1035		mV	0°C to +125°C				
		-1085		mV	−55°C	$V_{IN} = V_{IH} (Min)$	Loading with	(Notes 3, 4,	
V _{OLC}	Output LOW Voltage		-1610	mV	0°C to +125°C	or V _{IL} (Max)	50Ω to -2.0V	5)	
			-1555	mV	−55°C				
V _{IH}	Input HIGH Voltage	-1165	-870	mV	-55°C to +125°C	Guaranteed HIGH Signal for All Inputs		(Notes 3, 4,	
								5, 6)	
V _{IL}	Input LOW Current	-1830	-1475	mV	-55°C to +125°C	Guaranteed LOW	/ Signal	(Notes 3, 4,	
						for All Inputs		5, 6)	
I _{IL}	Input LOW Current	0.50		μΑ	-55°C to +125°C	V _{EE} = -4.2V		(Notes 3, 4,	
						$V_{IN} = V_{IL} (Min)$		5, 6)	
I _{IH}	Input High Current		240	μΑ	0°C to +125°C	V _{EE} = -5.7V		(Notes 3, 4,	
			340	μΑ	–55°C	V _{IN} = V _{IH} (Max)		5)	
I _{EE}	Power Supply Current					Inputs Open		(1)	
		-168	-55	mA	-55°C to +125°C	$V_{EE} = -4.2V \text{ to } -$	4.8V	(Notes 3, 4,	
		-178	-55	mA		$V_{EE} = -4.2V \text{ to } -$	5.7V	5)	

Note 3: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specifications which can be considered a worst case condition at cold temperatures.

Note 4: Screen tested 100% on each device at -55°C, +25°C and +125°C, Subgroups 1, 2, 3, 7, and 8.

Note 5: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C, and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 6: Guaranteed by applying specified input condition and testing $\rm V_{OH} \rm V_{OL}.$

AC Electrical Characteristics

 V_{EE} = -4.2V to -5.7V, V_{CC} = V_{CCA} = GND

Parameter	$T_c = $	–55°C			T _C = +125°C		Units	Conditions	Notes
	Min	Max	Min	Max	Min	Max			
Max Clock Frequency	400		400		300		MHz	Figures 2, 3	4
Propagation Delay	0.50	2.50	0.50	2.30	0.50	2.80	ns		(Notes 7, 8, 9, 11)
CP to Output								Figures 1, 3	
Transition Time	0.30	1.30	0.30	1.30	0.30	1.30	ns		
20% to 80%, 80% to 20%									
	Max Clock Frequency Propagation Delay CP to Output Transition Time	Min Max Clock Frequency 400 Propagation Delay 0.50 CP to Output 0.30	Min Max Max Clock Frequency 400 Propagation Delay 0.50 2.50 CP to Output 0.30 1.30	Min Max Min Max Clock Frequency 400 400 Propagation Delay 0.50 2.50 0.50 CP to Output 0.30 1.30 0.30	Min Max Min Max Max Clock Frequency 400 400 Propagation Delay 0.50 2.50 0.50 2.30 CP to Output 0.30 1.30 0.30 1.30	Min Max Min Max Min Max Clock Frequency 400 400 300 Propagation Delay 0.50 2.50 0.50 2.30 0.50 CP to Output 0.30 1.30 0.30 1.30 0.	Min Max Min Max Min Max Min Max Max Clock Frequency 400 400 300 Propagation Delay 0.50 2.50 0.50 2.30 0.50 2.80 CP to Output 0.30 1.30 0.30 1.30 0.30 1.30	Min Max Min Max Min Max Min Max Max Clock Frequency 400 400 300 MHz Propagation Delay 0.50 2.50 0.50 2.30 0.50 2.80 ns CP to Output Transition Time 0.30 1.30 0.30 1.30 0.30 1.30 ns	Min Max Min Min

AC Electrical Characteristics (Continued)

 $V_{EE} = -4.2V \text{ to } -5.7V, V_{CC} = V_{CCA} = GND$

Symbol	Parameter		T _C =	–55°C	T _C =	+25°C	T _C = 4	⊦125°C	Units	Conditions	Notes
			Min	Max	Min	Max	Min	Max	1		
t _s	Setup Time										
	D _n ,	, P _n	0.60		0.60		0.60		ns		
		S _n	1.70		1.60		2.40			Figure 4	(Note 10)
t _h	Hold Time										
	D _n ,	, P _n	0.90		0.90		0.90		ns		
		S _n	0.50		0.50		0.50				
t _{pw} (H)	Pulse Width HIGH		2.00		2.00		2.00		ns	Figure 3	
		СР									

Note 7: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals -55°C), then testing immediately after power-up. This provides "cold start" specifications which can be considered a worst case condition at cold temperatures.


Note 8: Screen tested 100% on each device at +25°C temperature only, Subgroup A9.

Note 9: Sample tested (Method 5005, Table I) on each manufactured lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11.

Note 10: Not tested at +25°C, +125°C and -55°C temperature (design characterization data).

Note 11: The propagation delay specified is for the switching of a single output. Delays may vary up to 0.40 ns if multiple outputs are switching simultaneously.

Test Circuitry



Notes:

 V_{CC} , V_{CCA} = +2V, V_{EE} = -2.5V

L1, L2 and L3 = equal length 50Ω impedance lines

 $R_T = 50\Omega$ terminator internal to scope


Decoupling 0.1 μF from GND to V_{CC} and V_{EE}

All unused outputs are loaded with 50Ω to GND

 $\label{eq:classical} \textbf{C}_L = \text{Fixture and stray capacitance} \leq 3 \text{ pF}$ Pin numbers shown are for Flatpak; for DIP see logic symbol

FIGURE 1. AC Test Circuit

Test Circuitry (Continued)



Notes

For shift right mode pulse generator connected to S_0 is moved to S_1 .

Pulse generator connected to S₁ has a LOW frequency 99% duty cycle, which allows occasional parallel load.

The feedback path from output to input should be as short as possible.

FIGURE 2. Shift Frequency Test Circuit (Shift Left)

Switching Waveforms





FIGURE 3. Propagation Delay and Transition Times


Switching Waveforms (Continued)




Notes:

 t_h is the minimum time before the transition of the clock that information must be present at the data input. t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input.


FIGURE 4. Setup and Hold Times







24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D) NS Package Number J24E



24-Lead Quad Cerpak (F) NS Package Number W24B

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 85
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-534 95 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

Products > Military/Aerospace > Logic > ECL > 100341

100341 Product Folder

Low Power 8-Bit Shift Register

<u>General</u>	Features	Datasheet	<u>Package</u>	<u>Samples</u>
<u>Description</u>	reatures	Datasneet	<u>& Models</u>	<u>& Pricing</u>

Datasheet

Title	Size in Kbytes	Date	View	Online	Download	Receive via Email
100341 Low Power 8-Bit Shift Register	150 Kbytes	17-Aug-98	View	<u>Online</u>	Download	Receive via Email
100341 Mil-Aero Datasheet MN100341-X	80 Kbytes		View	<u>Online</u>	Download	Receive via Email

If you have trouble printing or viewing PDF file(s), see Printing Problems.

Package Availability, Models, Samples & Pricing

Part Number	Package			Status	Mod	els	Samples & Electronic		ıdgetary Pricing	Std Pack	<u>Package</u> Marking	
	Туре	Pins	MSL		SPICE	IBIS	Orders	Qty	\$US each	Size	Marking	
5962-9459101MXA	CERDIP	24	MSL	Full production	N/A	N/A	Buy Now	50+	\$33.8000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100341DMQB /Q 5962- 9459101MXA	
5962-9459101MYA	CERQUAD	24	MSL	Full production	N/A	N/A		50+	\$39.6000	rail of 14	[logo]¢Z¢S¢4¢A Q\$E 100341 FMQB 5962 -9459101 MYA	
5962-9459101VXA	CERDIP	24	MSL	Full production	N/A	N/A		50+	\$265.0000	rail of 15	[logo]¢Z¢S¢4¢A\$E 100341J-QMLV 5962-9459101VXA	
100341WFQMLV	CERQUAD	24	MSL	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A 100341WF QMLV 5962 F9459101 VYA \$E	
RM100341WFQMLV	CERQUAD	24	MSL	Preliminary	N/A	N/A				rail of N/A	[logo]¢Z¢S¢4¢A RM100341WF QMLV WFR# ¢R \$E	

5962-9459101VYA	CERQUAD	24	MSL	Full production	N/A	N/A		50+	\$265.0000	rail of 14	[logo]¢Z¢S¢4¢A 100341W- QMLV 5962 -9459101 VYA \$E
-----------------	---------	----	-----	--------------------	-----	-----	--	-----	------------	------------------	--

General Description

The 100341 contains eight edge-triggered, D-type flip-flops with individual inputs (P_n) and outputs (Q_n) for parallel operation, and with serial inputs (D_n) and steering logic for bidirectional shifting. The flip-flops accept input data a setup time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs S_0 and S_1 , which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Truth Table. All inputs have 50 k Ohm pull-down resistors.

Features

- 35% power reduction of the 100141
- 2000V ESD protection
- Pin/function compatible with 100141
- Voltage compensated operating range = -4.2V to -5.7V
- Standard Microcircuit Drawing (SMD) 5962-9459101

[Information as of 5-Aug-2002]

Search					
	<u>Design</u>	Purchasing	Quality	Company	Home

About Languages . Website Guide . About "Cookies" . National is QS 9000 Certified . Privacy/Security Statement .

Contact Us . Site Terms & Conditions of Use . Copyright 2002 © National Semiconductor Corporation . My Preferences .

Feedback