

74ACQ543 • 54ACTQ/74ACTQ543 Quiet Series Octal Registered Transceiver with TRI-STATE® Outputs

General Description

The ACQ/ACTQ543 is a non-inverting octal transceiver containing two sets of D-type registers for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent input and output control in either direction of data flow.


The ACQ/ACTQ utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series $^{\text{TM}}$ features GTOTM output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- 8-bit octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back registers for storage
- Outputs source/sink 24 mA
- 4 kV minimum ESD immunity
- 300 mil slim PDIP/SOIC
- Standard Military Drawing (SMD)
- 54ACTQ543: 5962-9219201

Logic Symbols

Connection Diagrams



Pin Names	Description
OEAB	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
LEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
A ₀ -A ₇	A-to-B Data Inputs or
	B-to-A TRI-STATE® Outputs
B ₀ -B ₇	B-to-A Data Inputs or
	A-to-B TRI-STATE Outputs

Functional Description

The 'ACQ/'ACTQ543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A₀-A₇ or take data from B₀-B₇, as indicated in the Data I/ O Control Table. With CEAB LOW, a LOW signal on the Ato-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA inputs.


Data I/O Control Table

Inputs			Latch Status	Output Buffers		
CEAB	LEAB	OEAB	Laton Otatus	Catpat Barrers		
Н	Х	Х	Latched	High Z		
Х	Н	Χ	Latched	_		
L	L	X	Transparent	_		
Х	Χ	Н	_	High Z		
L	X	L	_	Driving		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and OEBA

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $V_{\parallel} = V_{CC} + 0.5V$ + 20 mA DC Input Voltage (V_I) -0.5V to $V_{CC} + 0.5V$

DC Output Diode Current (I_{OK})

 $\begin{array}{c} \text{V}_{\text{O}} = -0.5\text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} = \text{V}_{\text{CC}} + 0.5\text{V} & +20 \text{ mA} \\ \text{DC Output Voltage (V}_{\text{O}}) & -0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \\ \end{array}$

DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C

DC Latch-up Source or

Sink Current $\pm 300 \text{ mA}$

Junction Temperature (T_J)

 CDIP
 175°C

 PDIP
 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage V_{CC}

'ACQ 2.0V to 6.0V 'ACTQ 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC}

Operating Temperature (T_A) (Note 2)

74ACQ/ACTQ -40°C to +85°C 54ACTQ -55°C to +125°C

Minimum Input Edge Rate $\Delta V/\Delta t$

'ACQ Devices

 V_{IN} from 30% to 70% of V_{CC}

V_{CC} @3.0V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate $\Delta V/\Delta t$

'ACTQ Devices

 $V_{\mbox{\scriptsize IN}}$ from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to $+125^{\circ}\text{C}$.

DC Characteristics for 'ACQ Family Devices

			74	ACQ	74ACQ			
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	aranteed Limits			
V _{IH}	Minimum High Level Input Voltage	3.0 4.5	1.5 2.25	2.1 3.15	2.1 3.15	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
		5.5	2.75	3.85	3.85			
V _{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$	
		3.0 4.5 5.5		2.56 3.86 4.86	2.46 3.76 4.76	V	$\begin{tabular}{ll} *V_{\mbox{\footnotesize IN}} &= V_{\mbox{\footnotesize IL}} \mbox{ or } V_{\mbox{\footnotesize IH}} \\ &- 12 \mbox{ mA} \\ &- 24 \mbox{ mA} \\ &- 24 \mbox{ mA} \\ \end{tabular}$	
V _{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$	
		3.0 4.5 5.5		0.36 0.36 0.36	0.44 0.44 0.44	V	$^*V_{\text{IN}} = V_{\text{IL}} \text{ or } V_{\text{IH}}$ 12 mA $^{\text{I}}_{\text{OL}}$ 24 mA 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	V _I = V _{CC} , GND (Note 1)	

^{*}Maximum of 8 outputs loaded; thresholds on input associated with output under test.

DC Characteristics for 'ACQ Family Devices (Continued)

	Parameter		74	ACQ	74ACQ			
Symbol		V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions	
			Тур	Gua	ranteed Limits			
I _{OLD}	†Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current	5.5			−75	mA	V _{OHD} = 3.85V Min	
Icc	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)	
l _{OZT}	Maximum I/O Leakage Current	5.5		±0.6	±6.0	μΑ	$V_{I}(OE) = V_{IL}, V_{IH}$ $V_{I} = V_{CC}, GND$ $V_{O} = V_{CC}, GND$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V	Figures 2-12, 13 (Notes 2, 3)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		٧	Figures 2-12, 13 (Notes 2, 3)	
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	3.1	3.5		V	(Notes 2, 4)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.9	1.5		V	(Notes 2, 4)	

 $[\]dagger \text{Maximum}$ test duration 2.0 ms, one output loaded at a time.

Note 1: $I_{\mbox{\footnotesize{IN}}}$ and $I_{\mbox{\footnotesize{CC}}}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{\mbox{\footnotesize{CC}}}.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data Inputs are driven 0V to 5V. One output @ GND.

Note 4: Max number of Data Inputs (n) switching. (n-1) Inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

			74A	CTQ	54ACTQ	74ACTQ		
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -55°C to +125°C	T _A = -40°C to +85°C	Units	Conditions
			Тур		Guaranteed L	imits		
V_{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	٧	$\begin{tabular}{ll} *V_{IN} &= V_{IL} \mbox{ or } V_{IH} \\ &-24 \mbox{ mA} \\ &-24 \mbox{ mA} \end{tabular}$
V_{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu A$
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$ $V_{IOL} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	± 1.0	±1.0	μΑ	$V_I = V_{CC}$, GND
l _{OZT}	Maximum I/O Leakage Current	5.5		±0.6	±11.0	6.0	μΑ	$V_{(OE)} = V_{IL}, V_{IH}$ $V_{O} = V_{CC}, GND$
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_I = V_{CC} - 2.1V$
l _{OLD}	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current	5.5			-50	−75	mA	V _{OHD} = 3.85V Min
Icc	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5			٧	Figures 2-12, 13 (Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2			٧	Figures 2-12, 13 (Notes 2, 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2			٧	(Notes 2, 4)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			٧	(Notes 2, 4)

 $^{^{*}}$ Maximum of 8 outputs loaded; thresholds on input associated with output under test.

 $[\]dagger \text{Maximum}$ test duration 2.0 ms, one output loaded at a time.

Note 1: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ@ 25°C.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). (n-1) Data Inputs are driven 0V to 3V, one output @ GND.

Note 4: Max number of Data Inputs (n) switching. (n-1) Inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) , f = 1 MHz.

AC Electrical Characteristics

	Parameter			74ACQ		74	ACQ	
Symbol		V _{CC} * (V)		T _A = +25°C C _L = 50 pF		$T_{A} = -40^{\circ} C$ $to +85^{\circ} C$ $C_{L} = 50 pF$		Units
			Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	3.3 5.0	1.5 1.5	8.0 5.0	11.0 7.0	1.5 1.5	11.5 7.5	ns
t _{PLH}	Propagation Delay LEBA, LEAB to A _n , B _n	3.3 5.0	1.5 1.5	9.0 6.0	12.5 8.0	1.5 1.5	13.0 8.5	ns
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	3.3 5.0	1.5 1.5	10.5 7.0	15.0 9.5	1.5 1.5	15.5 10.0	ns
t _{PHZ}	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	3.3 5.0	1.0 1.0	8.0 5.0	11.0 7.0	1.0 1.0	11.5 7.5	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew**	3.3 5.0		1.0 0.5	1.5 1.0		1.5 1.0	ns

AC Operating Requirements

			744	ACQ	74ACQ		
Symbol	Parameter	wheter $ \begin{array}{c c} V_{CC}^* & T_A = +25^{\circ}C \\ (V) & C_L = 50 \text{ pF} \end{array} $			$egin{aligned} {\sf T_A} &= -40^\circ{\sf C} \ {\sf to} &+85^\circ{\sf C} \ {\sf C_L} &= 50{\sf pF} \end{aligned}$	Units	
			Тур	Guaran	teed Minimum		
t _s	Setup Time, HIGH or LOW A_n or B_n to \overline{LEBA} or \overline{LEAB}	3.3 5.0		3.0	3.0	ns	
t _h	Hold Time, HIGH or LOW A _n or B _n to LEBA or LEAB	3.3 5.0		1.5	1.5	ns	
t _w	Latch Enable Pulse Width, LOW	3.3 5.0		4.0	4.0	ns	

^{*}Voltage Range 5.0 is 5.0V ± 0.5 V Voltage Range 3.3 is 3.0V ± 0.3 V

^{*}Voltage Range 5.0 is $5.0V \pm 0.5V$ Voltage Range 3.3 is $3.3V \pm 0.3V$ **Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Electrical Characteristics

			$\begin{aligned} \textbf{74ACTQ} \\ \textbf{T_A} &= +25^{\circ}\textbf{C} \\ \textbf{C_L} &= 50 \text{ pF} \end{aligned}$			54A	СТQ	74A	CTQ	
Symbol	Parameter	V _{CC} * (V)				$T_{A}=-55^{\circ}\mathrm{C}$ $\mathrm{to}+125^{\circ}\mathrm{C}$ $C_{L}=50~\mathrm{pF}$		$egin{aligned} {\sf T_A} = -40^\circ{\sf C} \ {\sf to} \ +85^\circ{\sf C} \ {\sf C_L} = 50\ {\sf pF} \end{aligned}$		Units
			Min	Тур	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	5.0	1.5	5.5	7.5	2.0	9.5	1.5	8.0	ns
t _{PLH} t _{PHL}	Propagation Delay LEBA, LEAB to A _n , B _n	5.0	1.5	6.5	8.5	2.0	11.0	1.5	9.0	ns
t _{PZH} t _{PZL}	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	5.0	1.5	8.0	10.0	1.5	13.0	1.5	10.5	ns
t _{PHZ}	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	5.0	1.0	5.5	7.5	1.5	9.0	1.0	8.0	ns
t _{OSHL} , t _{OSLH}	Output to Output Skew**	5.0		0.5	1.0				1.0	ns

AC Operating Requirements

			74A	CTQ	54ACTQ	74ACTQ											
Symbol	Parameter	V _{CC} * (V)	extstyle ext		T _A = +25°C C _L = 50 pF		T _A = +25°C C _L = 50 pF		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		$T_{A} = -55^{\circ}C$ to $+125^{\circ}C$ $C_{L} = 50 \text{ pF}$	$egin{aligned} {\sf T_A} &= -40^\circ{\sf C}\ {\sf to} &+85^\circ{\sf C}\ {\sf C_L} &= 50~{\sf pF} \end{aligned}$	Units
			Тур		Guaranteed Minimum												
t _s	Setup Time, HIGH or LOW A_n or B_n to \overline{LEBA} or \overline{LEAB}	5.0		3.0	3.0	3.0	ns										
t _h	Hold Time, HIGH or LOW A _n or B _n to LEBA or LEAB	5.0		1.5	1.5	1.5	ns										
t _w	Latch Enable Pulse Width, LOW	5.0		4.0	4.0	4.0	ns										

^{*}Voltage Range 5.0 is 5.0V $\pm 0.5 \text{V}$

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation Capacitance	70.0	pF	V _{CC} = 5.0V

^{*}Voltage Range 5.0 is $5.0V \pm 0.5V$ **Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

10/(10/1100 11/000 1700 1

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- 4. Set V_{CC} to 5.0V
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 8. Quiet Output Noise Voltage Waveforms

Note A. V_{OHV} and V_{OLP} are measured with respect to ground reference. Note B. Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew < 150 ps.

 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD} :

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability on the measurements.





FIGURE 9. Simultaneous Switching Test Circuit


TL/F/10154-7


Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Physical Dimensions inches (millimeters)








Physical Dimensions inches (millimeters) (Continued)

Lit.# 114664



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Mellbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998