

## NDT452P


### P-Channel Enhancement Mode Field Effect Transistor

#### General Description




Power SOT P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and DC motor control.

#### Features

- -3A, -30V.  $R_{DS(ON)} = 0.18\Omega @ V_{GS} = -10V$ .
- High density cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability in a widely used surface mount package.



SOT-223


 SOT-223\*  
 (J23Z)


#### Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	NDT452P	Units
$V_{DSS}$	Drain-Source Voltage	-30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current - Continuous (Note 1a)	$\pm 3$	A
	- Pulsed	$\pm 20$	
$P_D$	Maximum Power Dissipation (Note 1a)	3	W
	(Note 1b)	1.3	
	(Note 1c)	1.1	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-65 to 150	$^\circ\text{C}$

#### THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	$^\circ\text{C/W}$

\* Order option J23Z for cropped center drain lead.

## Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
<b>OFF CHARACTERISTICS</b>							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-30			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V			-2	μA	
					-25	μA	
I <sub>GSSF</sub>	Gate - Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA	
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V			-100	nA	
<b>ON CHARACTERISTICS (Note 2)</b>							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-1	-2	-3	V	
			T <sub>J</sub> = 125°C	-0.85	-1.7		-2.6
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3 A		0.15	0.18	Ω	
			T <sub>J</sub> = 125°C		0.23		0.32
				V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -2.2 A			0.27
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5 V	-15			A	
		V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V	-4.5				
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -3 A		3.7		S	
<b>DYNAMIC CHARACTERISTICS</b>							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		525		pF	
C <sub>oss</sub>	Output Capacitance			300		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance			130		pF	
<b>SWITCHING CHARACTERISTICS (Note 2)</b>							
t <sub>D(on)</sub>	Turn - On Delay Time	V <sub>DD</sub> = -10 V, I <sub>D</sub> = -1.0 A, V <sub>GEN</sub> = -10 V, R <sub>GEN</sub> = 6 Ω		8	40	ns	
t <sub>r</sub>	Turn - On Rise Time			15	40	ns	
t <sub>D(off)</sub>	Turn - Off Delay Time			25	90	ns	
t <sub>f</sub>	Turn - Off Fall Time			8	50	ns	
Q <sub>g</sub>	Total Gate Charge			15	25	nC	
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -3 A, V <sub>GS</sub> = -10 V		1.6	4	nC	
Q <sub>gd</sub>	Gate-Drain Charge			4.5	8	nC	

## Electrical Characteristics ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_S$	Maximum Continuous Drain-Source Diode Forward Current				-2.5	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$ , $I_S = -3\text{ A}$ (Note 2)			-1.2	V


Notes:

- $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)}@T_J$$

Typical  $R_{\theta JA}$  using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- 42°C/W when mounted on a 1 in<sup>2</sup> pad of 2oz copper.
- 95°C/W when mounted on a 0.066 in<sup>2</sup> pad of 2oz copper.
- 110°C/W when mounted on a 0.0123 in<sup>2</sup> pad of 2oz copper.



Scale 1 : 1 on letter size paper



- Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.






Figure 6. Gate Threshold Variation with Temperature.


## Typical Electrical Characteristics (continued)




**Figure 7. Breakdown Voltage Variation with Temperature.**




**Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.**




**Figure 9. Capacitance Characteristics.**



**Figure 10. Gate Charge Characteristics.**




**Figure 11. Switching Test Circuit.**




**Figure 12. Switching Waveforms.**


## Typical Electrical Characteristics (continued)



**Figure 13. Transconductance Variation with Drain Current and Temperature.**



**Figure 14. Maximum Safe Operating Area.**



**Figure 15. Transient Thermal Response Curve.**

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.