

## 54F/74F827 • 74F828 10-Bit Buffers/Line Drivers

### General Description

The 'F827 and 'F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility.

The 'F827 and 'F828 are functionally- and pin-compatible to AMD's Am29827 and Am29828. The 'F828 is an inverting version of the 'F827.

### Features

- TRI-STATE® output
- 'F828 is inverting
- Direct replacement for AMD's Am29827 and Am29828

### Ordering Code: See Section 11


Commercial	Military	Package Number	Package Description
74F827SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F827SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F827SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
	54F827FM (Note 2)	W24C	24-Lead Cerpak
	54F827LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C
74F828SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F828SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = SDMQB, FMQB and LMQB.


### Connection Diagrams

Pin Assignment for  
DIP, Flatpak and SOIC




TL/F/9598-1

'F828




TL/F/9598-8

Pin Assignment  
for LCC




TL/F/9598-2


## Logic Symbols




TL/F/9598-6



TL/F/9598-7



TL/F/9598-3



TL/F/9598-10

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$\bar{OE}_1, \bar{OE}_2$	Output Enable Input	1.0/1.0	20 $\mu$ A / -0.6 mA
$D_0-D_7$	Data Inputs	1.0/1.0	20 $\mu$ A / -0.6 mA
$O_0-O_7$	Data Outputs, TRI-STATE	600/106.6 (80)	-12 mA/64 mA (48 mA)

**Functional Description**

The 'F827 and 'F828 are line drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density. The devices have TRI-STATE outputs controlled by the Output Enable ( $\bar{OE}$ ) pins. The outputs can sink 64 mA (48 mA mil) and source 15 mA. Input clamp diodes limit high-speed termination effects.


Inputs		Outputs		Function	
$\bar{OE}$	$D_n$	$O_n$			
		'F827	'F828		
L	H	H	L	Transparent	
L	L	L	H	Transparent	
H	X	Z	Z	High Z	

H = HIGH Voltage level

L = LOW Voltage Level

Z = High Impedance


X = Immaterial

**Logic Diagrams**

TL/F/9598-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

'F828



TL/F/9598-11

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature under Bias  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Junction Temperature under Bias  $-55^{\circ}\text{C}$  to  $+175^{\circ}\text{C}$

Plastic  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

$V_{CC}$  Pin Potential to Ground Pin  $-0.5\text{V}$  to  $+7.0\text{V}$

Input Voltage (Note 2)  $-0.5\text{V}$  to  $+7.0\text{V}$

Input Current (Note 2)  $-30\text{ mA}$  to  $+5.0\text{ mA}$

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0\text{V}$ )  $-0.5\text{V}$  to  $V_{CC}$

Standard Output  $-0.5\text{V}$  to  $+5.5\text{V}$

TRI-STATE Output  $-0.5\text{V}$  to  $+5.5\text{V}$

Current Applied to Output in LOW State (Max) twice the rated  $I_{OL}$  (mA)

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating Conditions

Free Air Ambient Temperature

Military	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$

Supply Voltage

Military	$+4.5\text{V}$ to $+5.5\text{V}$
Commercial	$+4.5\text{V}$ to $+5.5\text{V}$

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	$V_{CC}$	Conditions
		Min	Typ	Max			
$V_{IH}$	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
$V_{IL}$	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
$V_{CD}$	Input Clamp Diode Voltage		-1.2		V	Min	$I_{IN} = -18\text{ mA}$
$V_{OH}$	Output HIGH Voltage	54F 10% $V_{CC}$	2.4		V	Min	$I_{OH} = -3\text{ mA}$
		54F 10% $V_{CC}$	2.0				$I_{OH} = -12\text{ mA}$
		74F 10% $V_{CC}$	2.4				$I_{OH} = -3\text{ mA}$
		74F 10% $V_{CC}$	2.0				$I_{OH} = -15\text{ mA}$
		74F 5% $V_{CC}$	2.7				$I_{OH} = -3\text{ mA}$
$V_{OL}$	Output LOW Voltage	54F 10% $V_{CC}$	0.55		V	Min	$I_{OL} = 48\text{ mA}$
		74F 10% $V_{CC}$	0.55				$I_{OL} = 64\text{ mA}$
$I_{IH}$	Input HIGH Current	54F	20.0		$\mu\text{A}$	Max	$V_{IN} = 2.7\text{V}$
		74F	5.0				
$I_{BVI}$	Input HIGH Current Breakdown Test	54F	100		$\mu\text{A}$	Max	$V_{IN} = 7.0\text{V}$
		74F	7.0				
$I_{CEX}$	Output HIGH Leakage Current	54F	250		$\mu\text{A}$	Max	$V_{OUT} = V_{CC}$
		74F	50				
$V_{ID}$	Input Leakage Test	74F	4.75		V	0.0	$I_{ID} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
$I_{OD}$	Output Leakage Circuit Current	74F		3.75	$\mu\text{A}$	0.0	$V_{IOD} = 150\text{ mV}$ All Other Pins Grounded
$I_{IL}$	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5\text{V}$
$I_{OZH}$	Output Leakage Current			50	$\mu\text{A}$	Max	$V_{OUT} = 2.7\text{V}$
$I_{OZL}$	Output Leakage Current			-50	$\mu\text{A}$	Max	$V_{OUT} = 0.5\text{V}$
$I_{os}$	Output Short-Circuit Current		-100	-225	mA	Max	$V_{OUT} = 0\text{V}$

## DC Electrical Characteristics (Continued)

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current ('F827)		30	45	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current ('F827)		60	90	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current ('F827)		40	60	mA	Max	V <sub>O</sub> = HIGH Z
I <sub>CCH</sub>	Power Supply Current ('F828)		14	20	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current ('F828)		56	85	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current ('F828)		35	50	mA	Max	V <sub>O</sub> = HIGH Z

## AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.		
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF					
		Min	Typ	Max	Min	Max	Min	Max				
t <sub>PLH</sub>	Propagation Delay Data to Output ('F827)	1.0	3.0	5.5	1.0	7.5	1.0	6.5	ns	2-3		
t <sub>PHL</sub>		1.5	3.3	5.5	1.5	7.0	1.5	6.0				
t <sub>PLH</sub>	Propagation Delay Data to Output ('F828)	1.0	3.0	5.0			1.0	5.5	ns	2-3		
t <sub>PHL</sub>		1.0	2.0	4.0			1.0	4.0				
t <sub>PZH</sub>	Output Enable Time OE to O <sub>n</sub>	3.0	5.7	9.0	2.5	10.0	2.5	9.5	ns	2-5		
t <sub>PZL</sub>		3.5	6.8	11.5	3.0	12.5	3.0	12.0				
t <sub>PHZ</sub>	Output Disable Time OE to O <sub>n</sub>	1.5	3.3	8.0	1.5	9.0	1.5	8.5	ns	2-5		
t <sub>PLZ</sub>		1.0	3.5	8.0	1.0	9.0	1.0	8.5				