

NDT455N


N-Channel Enhancement Mode Field Effect Transistor

General Description

These N-Channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 11.5 A, 30 V. $R_{DS(ON)} = 0.015 \Omega$ @ $V_{GS} = 10$ V
 $R_{DS(ON)} = 0.02 \Omega$ @ $V_{GS} = 4.5$ V.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDT455N	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	20	V
I_D	Drain Current - Continuous (Note 1a)	± 11.5	A
	- Pulsed	± 40	
P_D	Maximum Power Dissipation (Note 1a)	3	W
		1.3	
		1.1	
T_J, T_{STG}	Operating and Storage Temperature Range	-65 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	42	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	12	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			1	μA
		$T_J = 55^\circ\text{C}$			10	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}$	1	1.5	3	V
		$T_J = 125^\circ\text{C}$	0.7	0.9	2.2	
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}, I_D = 11.5 \text{ A}$		0.013	0.015	Ω
		$T_J = 125^\circ\text{C}$		0.019	0.03	
		$V_{\text{GS}} = 4.5 \text{ V}, I_D = 10 \text{ A}$		0.018	0.02	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	30			A
		$V_{\text{GS}} = 4.5 \text{ V}, V_{\text{DS}} = 5 \text{ V}$	15			
G_{fs}	Forward Transconductance	$V_{\text{GS}} = 10 \text{ V}, I_D = 11.5 \text{ A}$		26		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 15 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		1220		pF
C_{oss}	Output Capacitance			715		pF
C_{rss}	Reverse Transfer Capacitance			280		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = 15 \text{ V}, I_D = 1 \text{ A}, V_{\text{GEN}} = 10 \text{ V}, R_{\text{GEN}} = 6 \Omega$		11	20	ns
t_r	Turn - On Rise Time			16	30	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			48	80	ns
t_f	Turn - Off Fall Time			40	70	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 10 \text{ V}, I_D = 11.5 \text{ A}, V_{\text{GS}} = 10 \text{ V}$		43	61	nC
Q_{gs}	Gate-Source Charge			4		nC
Q_{gd}	Gate-Drain Charge			11		nC

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current				2.5	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_S = 2.5 \text{ A}$ (Note 2)		0.845	1.2	V
t_R	Reverse Recovery Time	$V_{GS} = 0 \text{ V}$, $I_F = 2.5 \text{ A}$ $dI/dt = 100 \text{ A}/\mu\text{s}$			140	ns

Notes:

1. $P_D(t) = \frac{T_J - T_A}{R_{JA}(t)} = \frac{T_J - T_A}{R_{JEC} + R_{CA}(t)} = I_D^2(t) \times R_{DS(on)}@T_J$. R_{JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JEC} is guaranteed by design while R_{CA} is defined by users. For general reference: Applications on 4.5" x 5" FR-4 PCB under still air environment, typical R_{JA} is found to be:

- a. 42°C/W with 1 in^2 of 2 oz copper mounting pad.
- b. 95°C/W with 0.066 in^2 of 2 oz copper mounting pad.
- c. 110°C/W with 0.0123 in^2 of 2 oz copper mounting pad.

1a



1b



1c



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Thermal Characteristics




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. SOT-223 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 16. Maximum Safe Operating Area




Figure 17. Typical Transient Thermal Impedance Curve.

Remark: Thermal characterization performed under the conditions of Note 1c. Should better thermal design employs, R_{θJA} will be lower and reach thermal equivalent sooner.