

# AC841 • ACT841 • AC842 • ACT842

NATIONAL SEMICONDUCTOR LOGIC DEPT 6501122 0062715 8

**54AC/74AC841 • 54ACT/74ACT841**  
**54AC/74AC842 • 54ACT/74ACT842**

T-46-07-12

## 10-Bit Transparent Latch


### Description

The 'AC/ACT841 and 'AC/ACT842 bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'AC/ACT841 is a 10-bit transparent latch, a 10-bit version of the 'AC/ACT373.

• 'ACT841 and 'ACT842 have TTL-Compatible Inputs

Ordering Code: See Section 6

### Logic Symbol ('AC/ACT841)\*




\*The 'AC/ACT842 has inverting outputs.


### Pin Names

D<sub>0</sub> - D<sub>9</sub> Data Inputs  
 O<sub>0</sub> - O<sub>9</sub> Data Outputs ('AC/ACT841)  
 $\bar{O}_0$  -  $\bar{O}_9$  Data Outputs ('AC/ACT842)  
 $\bar{O}E$  Output Enable  
 LE Latch Enable

### Connection Diagrams



Pin Assignment for DIP, Flatpak and SOIC



Pin Assignment for LCC

5

# AC841 • ACT841 • AC842 • ACT842

NATIONAL SEMICONDUCTOR LOGIC DATA SHEET 6501122 0062716 0

T-46-07-12

## Functional Description


The 'AC'/ACT841 and 'AC'/ACT842 consist of ten D-type latches with 3-state outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

## Function Table

Inputs			Internal	Output		Function
$\overline{OE}$	LE	D	Q	O ('841)	$\overline{O}$ ('842)	
X	X	X	X	Z	Z	High Z
H	H	L	L	Z	Z	High Z
H	H	H	H	Z	Z	High Z
H	L	X	NC	Z	Z	Latched
L	H	L	L	L	H	Transparent
L	H	H	H	H	L	Transparent
L	L	X	NC	NC	NC	Latched

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 Z = High Impedance  
 NC = No Change

## Logic Diagram ('AC'/ACT841)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. The 'AC'/ACT842 has the same logic diagram with inverting outputs.

# AC841 • ACT841 • AC842 • ACT842

NATIONAL SEMICONDUCTOR LOGIC DE D 6501122 0062717 1

## DC Characteristics (unless otherwise specified)

T-46-07-12

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
I <sub>CC</sub>	Maximum Quiescent Supply Current	160	80	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case
I <sub>CC</sub>	Maximum Quiescent Supply Current	8.0	8.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or Ground, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = 25°C
I <sub>CC</sub> T	Maximum Additional I <sub>CC</sub> /Input (ACT841/842)	1.6	1.5	mA	V <sub>IN</sub> = V <sub>CC</sub> - 2.1 V, V <sub>CC</sub> = 5.5 V, T <sub>A</sub> = Worst Case

## AC Characteristics

Symbol	Parameter	V <sub>CC</sub> * (V)	74AC			54AC		74AC		Units	Fig. No.
			T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3 5.0		17.0 12.0					ns	3-5	
t <sub>PHL</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3 5.0		16.5 11.0					ns	3-5	
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	3.3 5.0		18.5 13.0					ns	3-6	
t <sub>PHL</sub>	Propagation Delay LE to O <sub>n</sub>	3.3 5.0		17.0 12.0					ns	3-6	
t <sub>PZH</sub>	Output Enable Time O <sub>E</sub> to O <sub>n</sub>	3.3 5.0		14.5 10.0					ns	3-7	
t <sub>PZL</sub>	Output Enable Time O <sub>E</sub> to O <sub>n</sub>	3.3 5.0		11.5 8.0					ns	3-8	
t <sub>PHZ</sub>	Output Disable Time O <sub>E</sub> to O <sub>n</sub>	3.3 5.0		13.0 9.0					ns	3-7	
t <sub>PLZ</sub>	Output Disable Time O <sub>E</sub> to O <sub>n</sub>	3.3 5.0		13.0 9.0					ns	3-8	

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

# AC841 • ACT841 • AC842 • AC842

NATIONAL SEMICONDUCTOR (LOGIC) 02E D 6501122 0062718 3

## AC Operating Requirements

T-46-07-12

Symbol	Parameter	Vcc* (V)	74AC		54AC	74AC	Units	Fig. No.
			TA = +25°C CL = 50 pF		TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum				
ts	Setup Time, HIGH or LOW Dn to LE	3.3 5.0	4.0 2.5				ns	3-9
th	Hold Time, HIGH or LOW Dn to LE	3.3 5.0	0 0				ns	3-9
tw	LE Pulse Width, HIGH	3.3 5.0	4.0 2.5				ns	3-6

\*Voltage Range 3.3 is 3.3 V ± 0.3 V  
Voltage Range 5.0 is 5.0 V ± 0.5 V

## AC Characteristics

Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = +25°C CL = 50 pF			TA = -55°C to +125°C CL = 50 pF		TA = -40°C to +85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
tPLH	Propagation Delay Dn to On	5.0	12.0						ns	3-5	
tPHL	Propagation Delay Dn to Od	5.0	11.0						ns	3-5	
tPLH	Propagation Delay LE to On	5.0	13.0						ns	3-6	
tPHL	Propagation Delay LE to On	5.0	12.0						ns	3-6	
tpZH	Output Enable Time OE to On	5.0	10.0						ns	3-7	
tpZL	Output Enable Time OE to On	5.0	8.0						ns	3-8	
tPHZ	Output Disable Time OE to On	5.0	9.0						ns	3-7	
tPLZ	Output Disable Time OE to On	5.0	9.0						ns	3-8	

\*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table 1 data sheet from your Fairchild sales engineer or account representative.

# AC841 • AC1841 • AC842 • ACT842

NATIONAL SEMICONDUCTOR LOGIC DEPT 6501122 0062719 5

## AC Operating Requirements

T-46-07-12

Symbol	Parameter	Vcc* (V)	74ACT	54ACT	74ACT	Units	Fig. No.
			TA = +25°C CL = 50 pF	TA = -55°C to +125°C CL = 50 pF	TA = -40°C to +85°C CL = 50 pF		
			Typ	Guaranteed Minimum			
ts	Setup Time, HIGH or LOW Dn to LE	5.0	2.5			ns	3-9
th	Hold Time, HIGH or LOW Dn to LE	5.0	0			ns	3-9
tw	LE Pulse Width, HIGH	5.0	2.5			ns	3-6

\*Voltage Range 5.0 Is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

5

### Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
CIN	Input Capacitance	4.5	pF	Vcc = 5.5 V
CPD	Power Dissipation Capacitance		pF	Vcc = 5.5 V