

74VHC595

8-Bit Shift Register with Output Latches

General Description

The VHC595 is an advanced high-speed CMOS shift register fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 TRI-STATE® outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register.

An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- Low power dissipation:
 $I_{CC} = 4 \mu A$ (max) at $T_A = 25^\circ C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- All inputs are equipped with a power down protection function
- Balanced propagation delays: $t_{PLH} \cong t_{PHL}$
- Low noise: $V_{OLP} = 0.9V$ (typ)
- Pin and function compatible with 74HC595

Ordering Code: See Section 6

Commercial	Package Number	Package Description
74VHC595M	M16A	16-Lead Molded JEDEC SOIC
74VHC595SJ	M16D	16-Lead Molded EIAJ SOIC
74VHC595MTC	MTC16	16-Lead Molded JEDEC Type 1 TSSOP
74VHC595N	N16E	16-Lead Molded DIP

Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



TL/F/11640-1

Connection Diagram

Pin Assignment for
DIP, TSSOP and SOIC




TL/F/11640-2

Truth Table

RCK	SCK	SCLR	G	Function
X	X	X	H	Q_A thru Q_H = TRI-STATE
X	X	L	L	Shift Register cleared $Q'_H = 0$
X	↑	H	L	Shift Register clocked $Q_N = Q_{N-1}$; $Q_0 = SER$
↑	X	H	L	Contents of Shift Register transferred to output latches

Logic Diagram (positive logic)

595




TL/F/11640-3

4

Timing Diagram

74VHC595



NOTE:  implies that the output is in TRI-STATE mode.

TL/F/11640-4

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to $V_{CC} + 0.5V$
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (I_{OK})	± 20 mA
DC Output Current (I_{OUT})	± 25 mA
DC V_{CC} /GND Current (I_{CC})	± 75 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Lead Temperature (T_L) (Soldering, 10 seconds)	260°C

Note 1: *Absolute Maximum Ratings* are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

DC Characteristics for 'VHC Family Devices

Symbol	Parameter	V _{CC} (V)	74VHC				Units	Conditions		
			T _A = 25°C			T _A = -40°C to +85°C				
			Min	Typ	Max	Min				Max
V _{IH}	High Level Input Voltage	2.0 3.0–5.5	1.50 0.7 V _{CC}			1.50 0.7 V _{CC}		V		
V _{IL}	Low Level Input Voltage	2.0 3.0–5.5	0.50 0.3 V _{CC}			0.50 0.3 V _{CC}		V		
V _{OH}	High Level Output Voltage	2.0	1.9	2.0		1.9		V	V _{IN} = V _{IH} or V _{IL} I _{OH} = -50 μA	
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4		V		I _{OH} = -4 mA I _{OH} = -8 mA
		3.0 4.5	2.58 3.94			2.48 3.80				
V _{OL}	Low Level Output Voltage	2.0		0.0	0.1		0.1	V	V _{IN} = V _{IH} or V _{IL} I _{OL} = 50 μA	
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1	V		I _{OL} = 4 mA I _{OL} = 8 mA
		3.0 4.5			0.36 0.36		0.44 0.44			
I _{OZ}	TRI-STATE Output Off-State Current	5.5			±0.25		±2.5	μA	V _{IN} = V _{CC} or GND V _{OUT} = V _{CC} or GND V _{IN} $\overline{G}$ = V _{IH} or V _{IL}	
I _{IN}	Input Leakage Current	0–5.5			±0.1		±1.0	μA	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	V _{IN} = V _{CC} or GND	

DC Characteristics for 'VHC Family Devices: See Section 2 for Waveforms (Continued)

Symbol	Parameter	V _{CC} (V)	74VHC		Units	Conditions	Fig. No.
			T _A = 25°C				
			Typ	Limits			
V _{OLP} *	Quiet Output Maximum Dynamic V _{OL}	5.0	0.9	1.2	V	C _L = 50 pF	2-11, 12
V _{OLV} *	Quiet Output Minimum Dynamic V _{OL}	5.0	−0.9	−1.2	V	C _L = 50 pF	2-11, 12
V _{IHD} *	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	2-11, 12
V _{ILD} *	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	2-11, 12

*Parameter guaranteed by design.

AC Electrical Characteristics for 'VHC Family Devices: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} (V)	74VHC			74VHC		Units	Conditions		Fig. No.
			T _A = +25°C			T _A = -40°C to +85°C					
			Min	Typ	Max	Min	Max				
t _{PLH} t _{PHL}	Propagation Delay Time RCK to Q _A -Q _H	3.3 ± 0.3		7.7	11.9	1.0	13.5	ns		C _L = 15 pF	2-5, 6
				10.2	15.4	1.0	17.0			C _L = 50 pF	2-5, 6
		5.0 ± 0.5		5.4	7.4	1.0	8.5	ns		C _L = 15 pF	2-5, 6
				6.9	9.4	1.0	10.5			C _L = 50 pF	2-5, 6
t _{PLH} t _{PHL}	Propagation Delay Time SCK-Q'H	3.3 ± 0.3		8.8	13.0	1.0	15.0	ns		C _L = 15 pF	2-5, 6
				11.3	16.5	1.0	18.5			C _L = 50 pF	2-5, 6
		5.0 ± 0.5		6.2	8.2	1.0	9.4	ns		C _L = 15 pF	2-5, 6
				7.7	10.2	1.0	11.4			C _L = 50 pF	2-5, 6
t _{PHL}	Propagation Delay Time SCLR-Q'H	3.3 ± 0.3		8.4	12.8	1.0	13.7	ns		C _L = 15 pF	2-5, 6
				10.9	16.3	1.0	17.2			C _L = 50 pF	2-5, 6
		5.0 ± 0.5		5.9	8.0	1.0	9.1	ns		C _L = 15 pF	2-5, 6
				7.4	10.0	1.0	11.1			C _L = 50 pF	2-5, 6
t _{PZL} t _{PZH}	Output Enable Time G̅ to Q _A -Q _H	3.3 ± 0.3		7.5	11.5	1.0	13.5	ns	R _L = 1 kΩ	C _L = 15 pF	2-7, 8
				9.0	15.0	1.0	17.0			C _L = 50 pF	2-7, 8
		5.0 ± 0.5		4.8	8.6	1.0	10.0	ns		C _L = 15 pF	2-7, 8
				8.3	10.6	1.0	12.0			C _L = 50 pF	2-7, 8
t _{PLZ} t _{PHZ}	Output Disable Time G̅ to Q _A -Q _H	3.3 ± 0.3		12.1	15.7	1.0	16.2	ns	R _L = 1 kΩ	C _L = 50 pF	2-7, 8
		5.0 ± 0.5		7.6	10.3	1.0	11.0			C _L = 50 pF	2-7, 8
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	80	150		70		MHz		C _L = 15 pF	
			55	130		50				C _L = 50 pF	
		5.0 ± 0.5	135	185		115		MHz		C _L = 15 pF	
			95	155		85				C _L = 50 pF	
t _{OSLH} t _{OSHL}	Output to Output Skew	3.3 ± 0.3			1.5		1.5	ns	(Note 1)	C _L = 50 pF	
		5.0 ± 0.5			1.0		1.0			C _L = 50 pF	
C _{IN}	Input Capacitance			5.0	10		10	pF	V _{CC} = Open		
C _{OUT}	Output Capacitance			6.0				pF	V _{CC} = 5.0V		
C _{PD}	Power Dissipation Capacitance			87				pF	(Note 2)		

Note 1: Parameter guaranteed by design. t_{OSLH} = |t_{PLH max} - t_{PLH min}|; t_{OSHL} = |t_{PHL max} - t_{PHL min}|.

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC (opr.)} = C_{PD} * V_{CC} * f_{IN} + I_{CC}.

AC Operating Requirements for 'VHC Family Devices: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} (V)	74VHC		74VHC		Units	Conditions	Fig. No.
			T _A = 25°C		T _A = −40°C to +85°C				
			Typ	Guaranteed Minimum					
t _S	Minimum Setup Time (SER–SCK)	3.3 ± 0.3 5.0 ± 0.5		3.5 3.0	3.5 3.0		ns		2-9
t _S	Minimum Setup Time (SCK–RCK)	3.3 ± 0.3 5.0 ± 0.5		8.0 5.0	8.5 5.0		ns		2-9
t _S	Minimum Setup Time (SCLR–RCK)	3.3 ± 0.3 5.0 ± 0.5		8.0 5.0	9.0 5.0		ns		2-9
t _H	Minimum Hold Time (SER–SCK)	3.3 ± 0.3 5.0 ± 0.5		1.5 2.0	1.5 2.0		ns		2-9
t _H	Minimum Hold Time (SCK–RCK)	3.3 ± 0.3 5.0 ± 0.5		0.0 0.0	0.0 0.0		ns		2-9
t _H	Minimum Hold Time (SCLR–RCK)	3.3 ± 0.3 5.0 ± 0.5		0.0 0.0	0.0 0.0		ns		2-9
t _{W(L)}	Minimum Pulse Width (SCLR)	3.3 ± 0.3 5.0 ± 0.5		5.0 5.0	5.0 5.0		ns		2-6
t _{W(L)} t _{W(H)}	Minimum Pulse Width (SCK)	3.3 ± 0.3 5.0 ± 0.5		5.0 5.0	5.0 5.0		ns		2-6
t _{W(L)} t _{W(H)}	Minimum Pulse Width (RCK)	3.3 ± 0.3 5.0 ± 0.5		5.0 5.0	5.0 5.0		ns		2-6
t _{rem}	Minimum Removal Time (SCLR–SCK)	3.3 ± 0.3 5.0 ± 0.5		3.0 2.5	3.0 2.5		ns		2-6, 9