

74F401 CRC Generator/Checker

General Description

The 'F401 Cycle Redundancy Check (CRC) Generator/Checker provides an advanced tool for implementing the most widely used error detection scheme in serial digital data handling systems. A 3-bit control input selects one-of-eight generator polynomials. The list of polynomials includes CRC-16 and CRC-CCITT as well as their reciprocals (reverse polynomials). Automatic right justification is incorporated for polynomials of degree less than 16. Separate clear and preset inputs are provided for floppy disk and other applications. The Error output indicates whether or not a transmission error has occurred. Another control input inhibits feedback during check word transmission. The 'F401 is fully compatible with all TTL families.

Features


- Eight selectable polynomials
- Error indicator
- Separate preset and clear controls
- Automatic right justification
- Fully compatible with all TTL logic families
- 14-pin package
- 9401 equivalent
- Typical applications:
 - Floppy and other disk storage systems
 - Digital cassette and cartridge systems
 - Data communication systems

Ordering Code: See Section 11

Commercial	Package Number	Package Description
74F401PC	N14A	14-Lead (0.300" Wide) Molded Dual-In-Line
74F401SC (Note 1)	M14A	14-Lead (0.150" Wide) Molded Small Outline, JEDEC


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Logic Symbol



TL/F/9534-4

Connection Diagram



TL/F/9534-1

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
S_0 - S_2	Polynomial Select Inputs	1.0/1.0	20 μ A/ -0.6 mA
D	Data Input	1.0/1.0	20 μ A/ -0.6 mA
\overline{CP}	Clock Input (Operates on HIGH-to-LOW Transition)	1.0/1.0	20 μ A/ -0.6 mA
CWE	Check Word Enable Input	1.0/1.0	20 μ A/ -0.6 mA
\overline{P}	Preset (Active LOW) Input	1.0/1.0	20 μ A/ -0.6 mA
MR	Master Reset (Active HIGH) Input	1.0/1.0	20 μ A/ -0.6 mA
Q	Data Output	50/33.3	-1 mA/20 mA
ER	Error Output	50/33.3	-1 mA/20 mA

Functional Description

The 'F401 is a 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree, standards exist that specify a small number of useful polynomials. The 'F401 implements the polynomials listed in Table I by applying the appropriate logic levels to the select pins S_0 , S_1 and S_2 .

The 'F401 consists of a 16-bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the block diagram. The polynomial control code presented at inputs S_0 , S_1 and S_2 is decoded by the ROM, selecting the desired polynomial by establishing shift mode operation on the register with Exclusive OR gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data inputs (D), using the HIGH-to-LOW transition of the

Clock input (\overline{CP}). This data is gated with the most significant output (Q) of the register, and controls the Exclusive OR gates (Figure 1). The Check Word Enable (CWE) must be held HIGH while the data is being entered. After the last data bit is entered, the CWE is brought LOW and the check bits are shifted out of the register and appended to the data bits using external gating (Figure 2).


To check an incoming message for errors, both the data and check bits are entered through the D input with the CWE input held HIGH. The 'F401 is not in the data path, but only monitors the message. The Error Output becomes valid after the last check bit has been entered into the 'F401 by a HIGH-to-LOW transition of \overline{CP} . If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is LOW. If a detectable error has occurred, ER is HIGH.

A HIGH on the Master Reset input (MR) asynchronously clears the register. A LOW on the Preset input (P) asynchronously sets the entire register if the control code inputs specify a 16-bit polynomial; in the case of 12- or 8-bit check polynomials only the most significant 12 or 8 register bits are set and the remaining bits are cleared.

TABLE I

Select Code			Polynomial	Remarks
S_2	S_1	S_0		
L	L	L	$X^{16} + X^{15} + X^2 + 1$	CRC-16
L	L	H	$X^{16} + X^{14} + X + 1$	CRC-16 REVERSE
L	H	L	$X^{16} + X^{15} + X^{13} + X^7 + X^4 + X^2 + X + 1$	
L	H	H	$X^{12} + X^{11} + X^3 + X^2 + X + 1$	CRC-12
H	L	L	$X^8 + X^7 + X^5 + X^4 + X + 1$	
H	L	H	$X^8 + 1$	LRC-8
H	H	L	$X^{16} + X^{12} + X^5 + 1$	CRC-CCITT
H	H	H	$X^{16} + X^{11} + X^4 + 1$	CRC-CCITT REVERSE

Block Diagram



TL/F/9534-5




FIGURE 1. Equivalent Circuit for $X^{16} + X^{15} + X^2 + 1$

TL/F/9534-6




FIGURE 2. Check Word Generation

TL/F/9534-7

- Note 1:** Check word Enable is HIGH while data is being clocked, LOW while transmission of check bits.
- Note 2:** 'F401 must be reset or preset before each computation.
- Note 3:** CRC check bits are generated and appended to data bits.

Absolute Maximum Ratings (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Commercial	
Supply Voltage	
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		74F			Units	V _{CC}	Conditions	
			Min	Typ	Max				
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage					V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage					V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.7			V	Min	I _{OH} = -1 mA I _{OH} = -1 mA	
V _{OL}	Output LOW Voltage	74F 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
I _{IH}	Input HIGH Current	74F			5.0	μA	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test	74F			7.0	μA	Max	V _{IN} = 7.0V	
I _{CEX}	Output HIGH Leakage Current	74F			50	μA	Max	V _{OUT} = V _{CC}	
V _{ID}	Input Leakage Test	74F	4.75			V	0.0	I _{ID} = 1.9 μA All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μA	0.0	V _{ID} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
I _{OS}	Output Short-Circuit Current		-60	-150			mA	Max	V _{OUT} = 0V
I _{CCH}	Power Supply Current		70		105	mA	Max	V _O = HIGH	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} = \text{Com}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max		
f_{max}	Maximum Clock Frequency	100			85		MHz	2-1
t_{PLH}	Propagation Delay $\overline{\text{CP}}$ to Q	4.5		11.5	4.5	13.5	ns	2-3
t_{PHL}	Propagation Delay MR to Q	4.0		10.0	4.0	11.0		
t_{PHL}	Propagation Delay MR to Q	3.0		7.5	3.0	8.0	ns	2-3
t_{PLH}	Propagation Delay P to Q	3.0		8.5	3.0	9.5	ns	2-3
t_{PHL}	Propagation Delay MR to ER	3.5		11.0	3.5	12.0	ns	2-3
t_{PLH}	Propagation Delay $\overline{\text{P}}$ to ER	3.0		8.5	3.0	10.0	ns	2-3
t_{PLH}	Propagation Delay $\overline{\text{CP}}$ to ER	5.0		13.0	5.0	14.5	ns	2-3
t_{PHL}	Propagation Delay $\overline{\text{CP}}$ to ER	4.5		11.5	4.5	12.5		

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		$T_A, V_{CC} = \text{Com}$			
		Min	Max	Min	Max		
$t_s(\text{H})$	Set-up Time, HIGH or LOW D to $\overline{\text{CP}}$	5.0		5.5			
$t_s(\text{L})$	Set-up Time, HIGH or LOW D to $\overline{\text{CP}}$	5.0		5.5			
$t_s(\text{H})$	Set-up Time, HIGH or LOW CWE to $\overline{\text{CP}}$	4.0		4.5		ns	2-6
$t_s(\text{L})$	Set-up Time, HIGH or LOW CWE to $\overline{\text{CP}}$	4.0		4.5			
$t_h(\text{H})$	Hold Time, HIGH or LOW D and CWE to $\overline{\text{CP}}$	2.0		2.0			
$t_h(\text{L})$	Hold Time, HIGH or LOW D and CWE to $\overline{\text{CP}}$	2.0		2.0			
$t_w(\text{L})$	$\overline{\text{P}}$ Pulse Width, LOW	7.0		8.0		ns	2-4
$t_w(\text{H})$	Clock Pulse Width, HIGH or LOW	5.0		6.0		ns	2-4
$t_w(\text{L})$	Clock Pulse Width, HIGH or LOW	5.0		6.0			
$t_w(\text{H})$	MR Pulse Width, HIGH	5.0		5.5		ns	2-4
t_{rec}	Recovery Time MR to $\overline{\text{CP}}$	4.0		4.5		ns	2-6
t_{rec}	Recovery Time $\overline{\text{P}}$ to $\overline{\text{CP}}$	2.0		2.0		ns	2-6