

NDT014L


N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description



These N-Channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features


- 2.6 A, 60 V, $R_{DS(ON)} = 0.2 \Omega @ V_{GS} = 4.5 \text{ V}$
 $R_{DS(ON)} = 0.16 \Omega @ V_{GS} = 10 \text{ V}$.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



SOT-223



SOT-223*



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter		NDT014L	Units
V_{DS}	Drain-Source Voltage		60	V
V_{GS}	Gate-Source Voltage		± 20	V
I_D	Drain Current	- Continuous (Note 1a)	± 2.6	A
		- Pulsed	± 10	
P_D	Maximum Power Dissipation	(Note 1a)	3	W
		(Note 1b)	1.3	
		(Note 1c)	1.1	
T_J, T_{STG}	Operating and Storage Temperature Range		-65 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)		42	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)		12	$^\circ\text{C/W}$

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}$			25	μA	
			$T_J = 55^\circ\text{C}$		250	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$			-100	nA	
ON CHARACTERISTICS (Note 2)							
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1	1.5	3	V	
			$T_J = 125^\circ\text{C}$	0.8	1.2		2
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 4.5\text{ V}, I_D = 2.6\text{ A}$		0.17	0.2	Ω	
			$T_J = 125^\circ\text{C}$		0.25		0.36
			$V_{GS} = 10\text{ V}, I_D = 3.4\text{ A}$		0.12		0.16
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 4.5\text{ V}, V_{DS} = 5\text{ V}$	5			A	
			$V_{GS} = 10\text{ V}, V_{DS} = 5\text{ V}$	10			
G_{FS}	Forward Transconductance	$V_{GS} = 5\text{ V}, I_D = 2.6\text{ A}$		4		S	
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{DS} = 30\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$		214		pF	
C_{oss}	Output Capacitance			70		pF	
C_{riss}	Reverse Transfer Capacitance			27		pF	
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(on)}$	Turn - On Delay Time	$V_{DD} = 30\text{ V}, I_D = 3\text{ A},$ $V_{GEN} = 10\text{ V}, R_{GEN} = 12\ \Omega$		6	12	ns	
t_r	Turn - On Rise Time			14	25	ns	
$t_{D(off)}$	Turn - Off Delay Time			15	28	ns	
t_f	Turn - Off Fall Time			10	18	ns	
Q_g	Total Gate Charge	$V_{DS} = 10\text{ V},$ $I_D = 2.6\text{ A}, V_{GS} = 4.5\text{ V}$		3.6	5	nC	
Q_{gs}	Gate-Source Charge			0.8		nC	
Q_{gd}	Gate-Drain Charge			1.4		nC	

Electrical Characteristics (T_A = 25°C unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I _S	Maximum Continuous Drain-Source Diode Forward Current				2.3	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.3 A (Note 2)		0.85	1.3	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _F = 2.3 A di/dt = 100 A/μs			140	ns

Notes:

- $$P_D(t) = \frac{T_J - T_A}{R_{th(j-c)}} = \frac{T_J - T_A}{R_{th(j-c)} + R_{th(c-a)}} = I_D^2(t) \times R_{DS(ON)}@T_J$$

R_{th(j-c)} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{th(j-c)} is guaranteed by design while R_{th(c-a)} is defined by users. For general reference: Applications on 4.5"x5" FR-4 PCB under still air environment, typical R_{th(j-c)} is found to be:

 - 42°C/W with 1 in² of 2 oz copper mounting pad.
 - 95°C/W with 0.066 in² of 2 oz copper mounting pad.
 - 110°C/W with 0.0123 in² of 2 oz copper mounting pad.



Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Thermal Characteristics




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. SOT-223 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 16. Maximum Safe Operating Area




Figure 17. Typical Transient Thermal Impedance Curve.

Remark: Thermal characterization performed under the conditions of Note 1c. Should better thermal design employs, $R_{\theta JA}$ will be lower and reach thermal equivalent sooner.