National Semiconductor™

June 1996
PRELIMINARY

NDT014L
N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These N-Channel logic level enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 2.6 A, 60 V. $R_{DS(ON)}$ = 0.2 Ω @ V_{GS} = 4.5 V
  $R_{DS(ON)}$ = 0.16 Ω @ V_{GS} = 10 V.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



SOT-223





SOT-223*



Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		NDT014L	Units
V_{DSS}	Drain-Source Voltage		60	V
V_{GSS}	Gate-Source Voltage		± 20	V
I_D	Drain Current - Continuous	(Note 1a)	± 2.6	A
	- Pulsed		± 10	
P_D	Maximum Power Dissipation	(Note 1a)	3	W
		(Note 1b)	1.3	
		(Note 1c)	1.1	
T_J, T_{STG}	Operating and Storage Temperature Range		-65 to 150	°C
THERMAL CHARACTERISTICS				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	42	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	12	°C/W

Electrical Characteristics (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 µA	60			V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 60 V, V_{GS} = 0 V			25	µA
		T_J = 55°C			250	µA
I_{GSSF}	Gate - Body Leakage, Forward	V_{GS} = 20 V, V_{DS} = 0 V			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	V_{GS} = -20 V, V_{DS} = 0 V			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 µA	1	1.5	3	V
		T_J = 125°C	0.8	1.2	2	
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS} = 4.5 V, I_D = 2.6 A		0.17	0.2	Ω
		T_J = 125°C		0.25	0.36	
		V_{GS} = 10 V, I_D = 3.4 A		0.12	0.16	
$I_{D(on)}$	On-State Drain Current	V_{GS} = 4.5 V, V_{DS} = 5 V	5			A
		V_{GS} = 10 V, V_{DS} = 5 V	10			
G_{FS}	Forward Transconductance	V_{GS} = 5 V, I_D = 2.6 A		4		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 30 V, V_{GS} = 0 V, f = 1.0 MHz		214		pF
C_{oss}	Output Capacitance			70		pF
C_{rss}	Reverse Transfer Capacitance			27		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{D(on)}$	Turn - On Delay Time	V_{DD} = 30 V, I_D = 3 A, V_{GEN} = 10 V, R_{GEN} = 12 Ω		6	12	ns
t_r	Turn - On Rise Time			14	25	ns
$t_{D(off)}$	Turn - Off Delay Time			15	28	ns
t_f	Turn - Off Fall Time			10	18	ns
Q_g	Total Gate Charge	V_{DS} = 10 V, I_D = 2.6 A, V_{GS} = 4.5 V		3.6	5	nC
Q_{gs}	Gate-Source Charge			0.8		nC
Q_{gd}	Gate-Drain Charge			1.4		nC

Electrical Characteristics (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current				2.3	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 2.3 A (Note 2)		0.85	1.3	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_F = 2.3 A dI_F/dt = 100 A/µs			140	ns

Notes:

1. $P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)@T_J}$ $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is defined by users. For general reference: Applications on 4.5"x5" FR-4 PCB under still air environment, typical $R_{\theta JA}$ is found to be:
   a. 42°C/W with 1 in^2 of 2 oz copper mounting pad.
   b. 95°C/W with 0.066 in^2 of 2 oz copper mounting pad.
   c. 110°C/W with 0.0123 in^2 of 2 oz copper mounting pad.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

Typical Electrical Characteristics



Figure 1. On-Region Characteristics.



Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.



Figure 3. On-Resistance Variation with Temperature.



Figure 4. On-Resistance Variation with Drain Current and Temperature.



Figure 5. Transfer Characteristics.



Figure 6. Gate Threshold Variation with Temperature.

5

Typical Electrical Characteristics



Figure 7. Breakdown Voltage Variation with Temperature.



Figure 8. Body Diode Forward Voltage Variation with Current and Temperature.



Figure 9. Capacitance Characteristics.



Figure 10. Gate Charge Characteristics.



Figure 11. Switching Test Circuit



Figure 12. Switching Waveforms

Typical Thermal Characteristics



Figure 13. Transconductance Variation with Drain Current and Temperature.



Figure 14. SOT-223 Maximum Steady- State Power Dissipation versus Copper Mounting Pad Area.



Figure 15. Maximum Steady- State Drain Current versus Copper Mounting Pad Area.



Figure 16. Maximum Safe Operating Area



Figure 17. Typical Transient Thermal Impedance Curve.

Remark: Thermal characterization performed under the conditions of Note 1c. Should better thermal design employs, $R_{\theta JA}$ will be lower and reach thermal equivalent sooner.