


## NDS8425 Single N-Channel Enhancement Mode Field Effect Transistor

## **General Description**

These N-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.


## **Features**

- = 7.4 A, 20 V.  $R_{DS(ON)} = 0.025\Omega$  @  $V_{GS} = 4.5$  V  $R_{DS(ON)} = 0.03\Omega$  @  $V_{GS} = 2.7$  V.
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.



Thermal Resistance, Junction-to-Case

 $R_{\theta JC}$ 



25

°C/W

ABSOLUTE MAXIMUM RATINGS T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		NDS8425	Units
V <sub>DSS</sub>	Drain-Source Voltage		20	V
$V_{GSS}$	Gate-Source Voltage		15	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	± 7.4	А
	- Pulsed		± 20	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T,,T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to 150	℃
THERMA	AL CHARACTERISTICS			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Amb	pient (Note 1a)	50	°CW

(Note 1)


<b>ELECTRICAL CHARACTERISTICS</b> (T <sub>A</sub> = 25°C unless otherwise noted)									
Symbol	Parameter	Conditions	Min	Тур	Max	Units			
OFF CHA	ARACTERISTICS		•						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 250  \mu\text{A}$	20			٧			
l <sub>oss</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, \ V_{GS} = 0 \text{ V}$			1	μA			
		T <sub>J</sub> = 125°C	;		10	μΑ			
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$			100	nΑ			
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nΑ			
ON CHAP	RACTERISTICS (Note 2)			-					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	0.4			٧			
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 7.4 \text{ A}$			0.025	Ω			
		$V_{GS} = 2.7 \text{ V}, I_D = 6.5 \text{ A}$			0.03				
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	15			Α			
g <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, I_{D} = 7.4 \text{ A}$	5			S			
V <sub>so</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 7.4 \text{ A} \text{ (Note 2)}$			1.3	٧			

1. Raya is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\text{e,c}}$  is guaranteed by design while  $R_{\text{e,c}}$  is determined by the user's board design.  $P_D(t) = \frac{T_J - T_A}{R_{\text{e,c}} + 10} = \frac{T_J - T_A}{R_{\text{e,c}} + 10} = I_D^2(t) \times R_{DS(ON) \oplus T_J}$ 


$$P_D(t) = \frac{T_J - T_A}{R_{B,D}(t)} = \frac{T_J - T_A}{R_{B,D} + R_{B,CA}(t)} = I_D^2(t) \times R_{DS(ON)@T}$$

Typical R<sub>BJA</sub> using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 50°C/W when mounted on a 1 in² pad of 2oz copper.
- b. 105°C/W when mounted on a 0.04 in² pad of 2oz copper.
- c. 125°C/W when mounted on a 0.006 in pad of 20z copper.







11c

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.